Patent Assignment
Reel/Frame 024225/0119
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded: 2010-04-13
Received: 2010-04-13
Pages: 119
Assignor
FUJITSU LIMITED
Executed: 2005-12-21
Assignee
SPANSION INC.
915 DEGUIGNE DRIVE, M/S 250, SUNNYVALE, CA, 94088, UNITED STATES
Covered Applications
(42)
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
App. No. 11/247,328
→
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE THAT ERASES STORED DATA AFTER A PREDETERMINED TIME PERIOD WITHOUT THE USE OF A TIMER CIRCUIT
App. No. 11/087,735
→
SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR MEMORY DEVICE CONTROL METHOD
App. No. 11/029,454
→
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
App. No. 10/768,188
→
SEMICONDUCTOR MEMORY
App. No. 10/747,692
→
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE STORING TWO-BIT INFORMATION
App. No. 10/717,622
→
SEMICONDUCTOR MEMORY ENABLING CORRECT SUBSTITUTION OF REDUNDANT CELL ARRAY
App. No. 10/658,428
→
MEMORY CIRCUIT WITH REDUNDANT CONFIGURATION
App. No. 10/652,035
→
METHOD OF MANUFACTURING A MEMORY INTEGRATED CIRCUIT DEVICE
App. No. 10/650,072
→
SEMICONDUCTOR MEMORY CAPABLE OF BEING DRIVEN AT LOW VOLTAGE AND ITS MANUFACTURE METHOD
App. No. 10/649,994
→
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE INCLUDING A PLURALITY OF BLOCKS AND A SENSING CIRCUIT PROVIDED IN EACH OF THE BLOCKS FOR COMPARING DATA WITH A REFERENCE SIGNAL HAVING A LOAD IMPOSED THEREON
App. No. 10/633,535
→
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE SUPPLYING PROPER PROGRAM POTENTIAL
App. No. 10/631,856
→
NONVOLATILE MEMORY HAVING A TRAP LAYER
App. No. 10/631,812
→
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
App. No. 10/455,310
→
NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DATA ERASING METHOD
App. No. 10/454,630
→
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FABRICATING THEREOF
App. No. 10/437,896
→
SEMICONDUCTOR DEVICE LOW TEMPERATURE TEST APPARATUS USING ELECTRONIC COOLING ELEMENT
App. No. 10/404,081
→
NON-VOLATILE SEMICONDUCTOR MEMORY THAT IS BASED ON A VIRTUAL GROUND METHOD
App. No. 10/392,912
→
NON-VOLATILE SEMICONDUCTOR MEMORY AND METHOD OF MANUFACTURING THE SAME
App. No. 10/387,427
→
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
App. No. 10/387,064
→
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE PROGRAMMING SECOND DYNAMIC REFERENCE CELL ACCORDING TO THRESHOLD VALUE OF FIRST DYNAMIC REFERENCE CELL
App. No. 10/356,495
→
NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE AND METHOD OF READING OUT DATA
App. No. 10/356,496
→
SEMICONDUCTOR MEMORY APPARATUS
App. No. 10/304,762
→
METHOD FOR MANUFACTURING NON-VOLATILE SEMICONDUCTOR MEMORY AND NON-VOLATILE SEMICONDUCTOR MEMORY MANUFACTURED THEREBY
App. No. 10/237,805
→
SEMICONDUCTOR MEMORY AND METHOD OF DRIVING THE SAME
App. No. 10/207,056
→
SYSTEM FOR USING A DYNAMIC REFERENCE IN A DOUBLE-BIT CELL MEMORY
App. No. 10/197,116
→
METHOD OF DRIVING A SEMICONDUCTOR MEMORY
App. No. 10/160,050
→
METHOD FOR ERROR DETECTION/CORRECTION OF MULTILEVEL CELL MEMORY AND MULTILEVEL CELL MEMORY HAVING ERROR DETECTION/CORRECTION FUNCTION
App. No. 10/146,074
→
SYSTEM FOR READING A DOUBLE-BIT MEMORY CELL
App. No. 10/143,449
→
SYSTEM FOR CONTROL OF PRE-CHARGE LEVELS IN A MEMORY DEVICE
App. No. 10/136,034
→
SYSTEM FOR PROGRAMMING A FLASH MEMORY DEVICE
App. No. 10/136,033
→
SEMICONDUCTOR MEMORY AND ITS USAGE
App. No. 10/097,924
→
SYSTEM FOR SETTING MEMORY VOLTAGE THRESHOLD
App. No. 10/096,338
→
SEMICONDUCTOR MEMORY AND METHOD OF MANUFACTURE THEREOF
App. No. 10/085,023
→
NONVOLATILE MEMORY CIRCUIT FOR RECORDING MULTIPLE BIT INFORMATION
App. No. 10/069,124
→
MULTIPLE-BIT NON-VOLATILE MEMORY UTILIZING NON-CONDUCTIVE CHARGE TRAPPING GATE
App. No. 10/030,117
→
METHOD AND DEVICE FOR READING DUAL BIT MEMORY CELLS USING MULTIPLE REFERENCE CELLS WITH TWO SIDE READ
App. No. 10/052,484
→
NONVOLATILE SEMICONDUCTOR MEMORY
App. No. 10/043,114
→
SEMICONDUCTOR MEMORY CAPABLE OF BEING DRIVEN AT LOW VOLTAGE AND ITS MANUFACTURE METHOD
App. No. 09/973,743
→
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND FABRICATION PROCESS THEREOF
App. No. 09/963,632
→
NON-VOLATILE SEMICONDUCTOR MEMORY AND ITS DRIVING METHOD
App. No. 09/927,387
→
SEMICONDUCTOR MEMORY DEVICE HAVING SOURCE AREAS OF MEMORY CELLS SUPPLIED WITH A COMMON VOLTAGE
App. No. 09/818,652
→