Patent Assignment
Reel/Frame 036031/0001
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded: 2015-06-29
Received: 2015-06-29
Pages: 152
Assignor
SPANSION, LLC
Executed: 2015-06-01
Assignee
CYPRESS SEMICONDUCTOR CORPORATION
198 CHAMPION COURT, SAN JOSE, CA, 95134, UNITED STATES
Covered Applications
(17)
SIGNAL PROCESSING DEVICE, SIGNAL PROCESSING METHOD, AND PROGRAM
App. No. 14/759,888
→
SYSTEMS AND METHODS FOR DETERMINING COMPATIBILITY BETWEEN SOFTWARE LICENSES
App. No. 14/759,894
→
SPARK PLUG HAVING FIRING PAD
App. No. 14/698,339
→
HEAT ASSISTED MAGNETIC RECORDING WRITER HAVING A RECESSED POLE
App. No. 14/297,975
→
MEMORY MANAGEMENT TECHNIQUES AND RELATED SYSTEMS FOR BLOCK-BASED CONVOLUTION
PCTPCTUS2014029864
→
THERMALLY STABLE REFERENCE VOLTAGE GENERATOR FOR MRAM
App. No. 12/765,897
→
METHOD AND DEVICE FOR PROTECTION OF AN MRAM DEVICE AGAINST TAMPERING
App. No. 12/708,874
→
NANOWIRE MAGNETIC RANDOM ACCESS MEMORY
App. No. 12/088,724
→
THERMALLY STABLE REFERENCE VOLTAGE GENERATOR FOR MRAM
App. No. 11/547,336
→
BEVERAGE TREATED WITH NICOTINE
App. No. 10/497,375
→
SPECIES IMPLANTATION FOR MINIMIZING INTERFACE DEFECT DENSITY IN FLASH MEMORY DEVICES
App. No. 09/882,242
→
METHODS AND APPARATUS FOR READING A CAM CELL USING BOOSTED AND REGULATED GATE VOLTAGE
App. No. 09/873,927
→
ACCURATE VERIFY APPARATUS AND METHOD FOR NOR FLASH MEMORY CELLS IN THE PRESENCE OF HIGH COLUMN LEAKAGE
App. No. 09/842,288
→
DUAL-PORTED CAMS FOR A SIMULTANEOUS OPERATION FLASH MEMORY
App. No. 09/829,657
→
I/O partitioning system and methodology to reduce band-to-band tunneling current during erase
App. No. 09/822,995
→
CONFIGURE REGISTERS AND LOADS TO TAILOR A MULTI-LEVEL CELL FLASH DESIGN
App. No. 09/794,479
→
Reduction of voltage stress across a gate oxide and across a junction within a high voltage transistor of an erasable memory device
App. No. 09/774,509
→