Patent Assignment
Reel/Frame 048143/0427
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded: 2019-01-25
Received: 2019-01-25
Pages: 14
Assignor
UNIQUIFY, INC.
Executed: 2017-04-12
Assignee
UNIQUIFY IP COMPANY, LLC
ONE MARKET, SPEAR TOWER, SAN FRANCISCO, CA, 94105, UNITED STATES
Covered Applications
(18)
Multiple Gating Modes and Half-Frequency Dynamic Calibration for DDR Memory Controllers
App. No. 15/249,188
→
CONTINUOUS ADAPTIVE DATA CAPTURE OPTIMIZATION FOR INTERFACE CIRCUITS
App. No. 15/237,473
→
CIRCUIT FOR DYNAMICALLY ADAPTIVE BIT-LEVELING BY INCREMENTAL SAMPLING, JITTER DETECTION, AND EXCEPTION HANDLING
App. No. 15/078,939
→
Multiple Gating Modes and Half-Frequency Dynamic Calibration for DDR Memory Controllers
App. No. 14/882,226
→
CONTINUOUS ADAPTIVE DATA CAPTURE OPTIMIZATION FOR INTERFACE CIRCUITS
App. No. 14/850,792
→
METHODS FOR CALIBRATING A READ DATA PATH FOR A MEMORY INTERFACE
App. No. 14/752,903
→
METHODS FOR DYNAMICALLY ADAPTIVE BIT-LEVELING BY INCREMENTAL SAMPLING, JITTER DETECTION, AND EXCEPTION HANDLING
App. No. 14/273,416
→
CONTINUOUS ADAPTIVE TRAINING FOR DATA INTERFACE TIMING CALIBRATION
App. No. 14/205,208
→
METHOD FOR OPERATING A CIRCUIT INCLUDING A TIMING CALIBRATION FUNCTION
App. No. 14/205,254
→
DATA INTERFACE CIRCUIT FOR CAPTURING RECEIVED DATA BITS INCLUDING CONTINUOUS CALIBRATION
App. No. 14/205,239
→
METHOD FOR OPERATING A DATA INTERFACE CIRCUIT WHERE A CALIBRATION CONTROLLER CONTROLS BOTH A MISSION PATH AND A REFERENCE PATH
App. No. 14/205,225
→
Method of Application Memory Preservation for Dynamic Calibration of Memory Interfaces
App. No. 14/152,807
→
Application Memory Preservation for Dynamic Calibration of Memory Interfaces
App. No. 14/152,902
→
MEMORY INTERFACE CIRCUITS INCLUDING CALIBRATION FOR CAS LATENCY COMPENSATION IN A PLURALITY OF BYTE LANES
App. No. 14/081,806
→
METHODS FOR OPERATING A MEMORY INTERFACE CIRCUIT INCLUDING CALIBRATION FOR CAS LATENCY COMPENSATION IN A PLURALITY OF BYTE LANES
App. No. 14/081,897
→
Dynamically Calibrated DDR Memory Controller
App. No. 14/023,630
→
DYNAMICALLY CALIBRATED DDR MEMORY CONTROLLER
App. No. 13/172,740
→
DDR MEMORY CONTROLLER
App. No. 12/157,081
→