IP Library Granted Patent US 12665547
Granted Patent B2
US 12665547 · App. 19/065,397 · Granted Jun 23, 2026

Integrated circuit device and oscillator

Inventor: Takashi Nomiya (Matsumoto, JP)
Assignee: SEIKO EPSON CORPORATION
H03B5/04H03B1/02H03B5/32H03B5/36H03L1/028H03L1/04H10W72/932
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12665547
App. No.
19/065,397
Granted
Jun 23, 2026
Kind
B2
Abstract

An integrated circuit device includes a clock input terminal disposed along a first side, to which a reference clock signal is input, a first power supply voltage input terminal disposed along the first side, to which a first power supply voltage is input, a clock output terminal disposed along the second side, from which an output clock signal having a frequency different from that of the reference clock signal is output, a second power supply voltage input terminal disposed along the second side, to which a second power supply voltage is input, a first ground terminal disposed between the clock input terminal and the first power supply voltage input terminal along the first side, and a second ground terminal disposed between the clock output terminal and the second power supply voltage input terminal along the second side.

Claims (34)

1 . An integrated circuit device having a first side and a second side as an opposite side to the first side in a plan view, comprising:

a clock input terminal disposed along the first side, to which a reference clock signal is input;

a first power supply voltage input terminal disposed along the first side, to which a first power supply voltage as a source of a power supply voltage supplied to a first circuit that operates at a frequency of the reference clock signal is input;

a clock output terminal disposed along the second side, from which an output clock signal having a frequency different from that of the reference clock signal is output;

a second power supply voltage input terminal disposed along the second side, to which a second power supply voltage as a source of a power supply voltage supplied to a second circuit that operates at the frequency of the output clock signal is input;

a first ground terminal disposed between the clock input terminal and the first power supply voltage input terminal along the first side; and

a second ground terminal disposed between the clock output terminal and the second power supply voltage input terminal along the second side.

2 . The integrated circuit device according to claim 1 , further comprising:

a power supply circuit generating the power supply voltage supplied to the first circuit based on the first power supply voltage;

a power supply voltage output terminal disposed along the first side and outputting the power supply voltage supplied to the first circuit; and

a third ground terminal disposed between the power supply voltage output terminal and the first power supply voltage input terminal or between the power supply voltage output terminal and the clock input terminal.

3 . The integrated circuit device according to claim 2 , wherein

the clock input terminal, the first ground terminal, the first power supply voltage input terminal, the third ground terminal, and the power supply voltage output terminal are arranged in this order along the first side.

4 . The integrated circuit device according to claim 1 , further comprising:

an oscillation circuit oscillating a resonator to generate an oscillation signal;

a buffer circuit buffering the oscillation signal and outputting the output clock signal;

a first resonator terminal coupled to the resonator and the buffer circuit; and

a fourth ground terminal disposed between the first resonator terminal and the clock output terminal or between the first resonator terminal and the second power supply voltage input terminal along the second side.

5 . The integrated circuit device according to claim 4 , wherein

the second power supply voltage input terminal, the second ground terminal, the clock output terminal, the fourth ground terminal, and the first resonator terminal are arranged in this order along the second side.

6 . The integrated circuit device according to claim 4 , further comprising a power supply wire coupled to the second power supply voltage input terminal, wherein

a shortest distance between the first resonator terminal and the power supply wire is longer than a shortest distance between the clock output terminal and the power supply wire.

7 . The integrated circuit device according to claim 1 , further comprising:

a first power supply wire coupled to the first power supply voltage input terminal;

a second power supply wire coupled to the second power supply voltage input terminal; and

a shield wire provided between the first power supply wire and the second power supply wire.

8 . The integrated circuit device according to claim 1 , wherein

the first ground terminal is coupled to an external first ground, and

the second ground terminal is coupled to an external second ground different from the first ground.

9 . An oscillator comprising the integrated circuit device according to claim 1 .

10 . The oscillator according to claim 9 , further comprising:

a resonator element; and

a second integrated circuit device oscillating the resonator element and outputting the reference clock signal.

11 . The oscillator according to claim 10 , further comprising a temperature control element controlling a temperature of the resonator element.