IP Library Granted Patent US 12671463
Granted Patent B2
US 12671463 · App. 18/922,853 · Granted Jun 30, 2026

Dual-phase and impulse based ultra-wideband architecture

Inventors: Ajinder Pal Singh (Allen, TX); Cecilia Carbonelli (Munich, DE); Daniel Lee (Salt Lake City, UT)
Assignee: Infineon Technologies AG
H04B1/717G01S13/0209G01S13/46G01S2013/468H04B2201/71634
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12671463
App. No.
18/922,853
Granted
Jun 30, 2026
Kind
B2
Abstract

An ultra-wideband receiver with enhanced signal detection capabilities is provided. In one example, the receiver includes a first processing path comprising first de-spreading circuitry that de-spreads a received UWB signal based on a first bit value to generate a first magnitude value, a second processing path comprising second de-spreading circuitry that de-spreads the received UWB signal based on a second bit value to generate a second magnitude value, and data recovery circuitry. Data recovery circuitry is configured to compare the first magnitude value to the second magnitude value and output a bit value based on the comparison.

Claims (54)

1 . An ultra-wideband (UWB) receiver, comprising:

a first processing path comprising first de-spreading circuitry that de-spreads a received UWB signal based on a first bit value to generate a first magnitude value;

a second processing path comprising second de-spreading circuitry that de-spreads the received UWB signal based on a second bit value to generate a second magnitude value; and

data recovery circuitry configured to

compare the first magnitude value to the second magnitude value; and

output a bit value based on the comparison.

2 . The UWB receiver of claim 1 , wherein the first processing path comprises:

I/Q splitter circuitry configured to split a signal output by the first de-spreading circuitry into a I component and a Q component;

I component integrator/analog-to-digital converter (ADC) circuitry configured to sum the I component over a symbol period and output a digital I component;

Q component integrator/ADC circuitry configured to sum the Q component over a symbol period and output a digital Q component; and

a polar converter configured to convert the digital I component and the digital Q component to the first magnitude value.

3 . The UWB receiver of claim 1 , wherein

the first de-spreading circuitry is configured to multiply a first template with the received UWB signal; and

the second de-spreading circuitry is configured to multiply a second template with the received UWB signal.

4 . The UWB receiver of claim 3 , wherein the first template and the second template comprise respective bit value sequences of +1 and −1 values based on a coding scheme.

5 . The UWB receiver of claim 4 , wherein in each of the first template and the second template, the bit value sequences are separated by 0 values to position the bit value sequence within a selected BPM interval and a selected burst position of a symbol period.

6 . The UWB receiver of claim 1 , further comprising

in the first processing path, first rectifier circuitry configured to rectify a signal output by the first de-spreading circuitry; and

in the second processing path, second rectifier circuitry rectify a signal output by the second de-spreading circuitry.

7 . The UWB receiver of claim 1 , wherein

the first processing path comprises a first polar converter that converts a signal output by the first de-spreading circuitry into the first magnitude value and a first phase value; and

the second processing path comprises a second polar converter that converts a signal output by the second de-spreading circuitry into the second magnitude value and a second phase value.

8 . The UWB receiver of claim 7 , wherein the data recovery circuitry is configured to output a bit value of 1 and the first phase value when the first magnitude value exceeds the second magnitude value and output a bit value of 0 and the second phase value when the second magnitude value exceeds the first magnitude value.

9 . A method, comprising:

de-spreading a received UWB signal based on a first bit value to generate a first magnitude value;

de-spreading the received UWB signal based on a second bit value to generate a second magnitude value;

comparing the first magnitude value to the second magnitude value; and

outputting a bit value based on the comparison.

10 . The method of claim 9 , further comprising determining the first magnitude value and the second magnitude value by, in first and second processing paths,

splitting a de-spread received UWB signal into a I component and a Q component;

summing the I component over a symbol period and output a digital I component;

summing the Q component over a symbol period and output a digital Q component; and

converting the digital I component and the digital Q component to a magnitude value.

11 . The method of claim 9 , comprising

de-spreading the received UWB signal based on the first bit value by multiplying the received UWB signal with a first template associated with the first bit value; and

de-spreading the received UWB signal based on the second bit value by multiplying the received UWB signal with a second template associated with the second bit value.

12 . The method of claim 11 , wherein the first template and the second template comprise respective bit value sequences of +1 and −1 values based on a coding scheme.

13 . The method of claim 12 , wherein in each of the first template and the second template, the bit value sequences are separated by 0 values to position the bit value sequence within a selected BPM interval and a selected burst position of a symbol period.

14 . The method of claim 9 , further comprising rectifying a de-spread received UWB signal.

15 . The method of claim 9 , further comprising

converting a de-spread received UWB signal based on the first bit value into the first magnitude value and a first phase value; and

converting the de-spread received UWB signal based on the second bit value into the second magnitude value and a second phase value.

16 . The method of claim 15 , further comprising

in response to the first magnitude value exceeding the second magnitude value, outputting a bit value of 1 and the first phase value; and

in response to the second magnitude value exceeding the first phase value, outputting a bit value of 0 and the second phase value.

17 . The method of claim 16 , comprising determining information that identifies a transmitter of the received UWB signal based on the output phase value.

18 . The method of claim 16 , comprising determining a value of a second bit encoded in the received UWB signal based on the output phase value.

19 . An ultra-wideband (UWB) receiver, comprising:

de-spreading circuitry that de-spreads a received UWB signal based on a template to generate a de-spread received UWB signal;

I/Q splitter circuitry configured to split de-spread received UWB signal into a I component and a Q component;

I component integrator/analog-to-digital converter (ADC) circuitry configured to sum the I component over a symbol period and output a digital I component;

Q component integrator/ADC circuitry configured to sum the Q component over a symbol period and output a digital Q component; and

a polar converter configured to convert the digital I component and the digital Q component to a magnitude value and a phase value.

20 . The UWB receiver of claim 19 , wherein the template comprises respective bit value sequences of +1 and −1 values based on a coding scheme.