IP Library Granted Patent US 12672451
Granted Patent B2
US 12672451 · App. 17/943,959 · Granted Jun 30, 2026

Electroluminescence display

Inventor: Choonghyo Kim (Paju-si, KR)
Assignee: LG Display Co., Ltd.
H10K59/1315H10K50/824H10K59/80521H10K59/80522H10K59/351H10K71/861H10K2102/3026
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12672451
App. No.
17/943,959
Granted
Jun 30, 2026
Kind
B2
Abstract

An electroluminescence display is disclosed that comprises: a pixel; a low-resistance line at one side of the pixel and having a connection part; an insulating layer on the low-resistance line; a low-resistance connecting terminal on the insulating layer and connected to the connection part; a passivation layer on the low-resistance connecting terminal; a planarization layer on the passivation layer; a cathode contact hole exposing a portion of the low-resistance connecting terminal. The low-resistance line includes an open area overlapping with a middle portion of the low-resistance connecting terminal at the connection part. The low-resistance connecting terminal connects to a first side and a second side of the low-resistance connecting terminal. The cathode electrode is connected to the low-resistance connecting terminal via the cathode contact hole.

Claims (63)

1 . An electroluminescence display comprising:

a substrate;

a pixel on the substrate, the pixel including an anode electrode, an emission layer and a cathode electrode;

a low-resistance line at one side of the pixel, the low-resistance line having a first connection part and a second connection part;

an insulating layer on the low-resistance line;

a low-resistance connecting terminal on the insulating layer;

a passivation layer on the low-resistance connecting terminal;

a planarization layer on the passivation layer; and

a cathode contact hole exposing a portion of the low-resistance connecting terminal,

wherein the low-resistance line includes an open area between the first connection part of the low-resistance line and the second connection part of the low-resistance line, the open area overlapping with a middle portion of the low-resistance connecting terminal, the open area lacking a material of the low-resistance line,

wherein the low-resistance connecting terminal is connected to the first connection part and the second connection part of the low-resistance line, and

wherein, at the cathode contact hole, the middle portion of the low-resistance connecting terminal penetrates through the emission layer and is connected to the cathode electrode.

2 . The electroluminescence display according to claim 1 , wherein the cathode contact hole penetrates through the passivation layer and the planarization layer to expose the portion of low-resistance connecting.

3 . The electroluminescence display according to claim 1 , wherein the cathode contact hole includes:

a first contact hole in the planarization layer, and the first contact hole having a first width; and

a second contact hole in the passivation layer, and the second contact hole having a second width that is greater than the first width,

wherein the emission layer is deposited on the middle portion of the low-resistance connecting terminal exposed by the second contact hole having the second width, and

wherein the cathode electrode is disposed in the first contact hole having the first width and connected to a circumference of the low-resistance connecting terminal exposed by the second contact hole having the second width.

4 . The electroluminescence display according to claim 1 , wherein the cathode contact hole includes a first pattern and a second pattern overlapping the middle portion of the low-resistance connecting terminal, and

wherein a first width of the first pattern is narrower than a second width of the second pattern to form an under-cut area under the planarization layer.

5 . The electroluminescence display according to claim 4 ,

wherein at the first connection part, the cathode electrode is connected to the low-resistance connecting terminal exposed at the under-cut area.

6 . The electroluminescence display according to claim 1 , wherein, at the second connection part, the emission layer is on the low-resistance connecting terminal exposed from the cathode contact hole and the cathode electrode is on the emission layer such that the cathode electrode is farther from the low-resistance connecting terminal than the emission layer, and the low-resistance connecting terminal is connected to the cathode electrode at the second connection part by being melted to penetrate through the emission layer.

7 . The electroluminescence display according to claim 6 , further comprising:

an auxiliary electrode between the passivation layer and the planarization layer, the auxiliary electrode surrounding the low-resistance connecting terminal,

wherein, at the second connection part, the low-resistance connecting terminal is connected to the auxiliary electrode and the cathode electrode by being melted to penetrate through the emission layer.

8 . The electroluminescence display according to claim 1 , wherein the low-resistance connecting terminal connects the low-resistance line to the cathode electrode at the open area.

9 . The electroluminescence display according to claim 8 , wherein the open area has a width that is narrower than a width of the low-resistance line, the open area comprising a polygon shape, a circle shape, or an ellipse shape.

10 . The electroluminescence display according to claim 1 , wherein a width of the low-resistance connecting terminal is wider than a width of the low-resistance line, the low-resistance connecting terminal overlapping all of the open area.

11 . The electroluminescence display according to claim 1 , further comprising:

a buffer layer covering the low-resistance line on the substrate; and

a thin film transistor disposed between the buffer layer and the passivation layer,

wherein the low-resistance connecting terminal penetrates through the insulating layer and is connected to the low-resistance line.

12 . The electroluminescence display according to claim 11 , wherein the thin film transistor includes:

a semiconductor layer on the buffer layer;

a gate insulating layer on the semiconductor layer;

a gate electrode overlapped with the semiconductor layer on the gate insulating layer;

an intermediate insulating layer on the gate electrode;

a source electrode connected to a first side of the semiconductor layer on the intermediate insulating layer; and

a drain electrode connected to a second side of the semiconductor layer on the intermediate insulating layer,

wherein a portion of the low-resistance connecting terminal is on a same layer as the source electrode and the drain electrode, and the low-resistance connecting terminal penetrates through the buffer layer, the gate insulating layer, and the intermediate insulating layer to connect to the low-resistance line.

13 . The electroluminescence display according to claim 1 , wherein a plurality of connection parts are arranged along the low-resistance line at predetermined intervals.

14 . The electroluminescence display according to claim 1 , wherein the pixel includes a plurality of pixels arranged in a matrix manner having a plurality of rows and a plurality of columns,

wherein at least one pixel in the plurality of pixels includes:

a red sub-pixel;

a green sub-pixel;

a blue sub-pixel; and

a white sub-pixel.

15 . The electroluminescence display according to claim 14 , wherein the first connection part and the second connection part are disposed at an intersection area of four pixels in the plurality of pixels, the four pixels neighboring each other.

16 . The electroluminescence display according to claim 14 , wherein the low-resistance line is arranged one by one for every predetermined number of columns in the plurality of columns.

17 . An electroluminescence display comprising:

a substrate;

a low-resistance line on the substrate, the low-resistance line including a first connection part, a second connection part, and an open area between the first connection part and the second connection part, the open area lacking a material of the low-resistance line;

a low-resistance connecting terminal connected to the first connection part and the second connection part of the low-resistance line;

a pixel including an anode electrode, an emission layer, and a cathode electrode, the anode electrode non-overlapping with the low-resistance line;

a passivation layer on the low-resistance connecting terminal;

a planarization layer on the passivation layer; and

a contact hole through a portion of the passivation layer and a portion of the planarization layer that overlaps the low-resistance connecting terminal,

wherein a portion of the emission layer is disposed in the contact hole such that the portion of the emission layer is between a first portion of the low-resistance connecting terminal and a portion of the cathode electrode that is disposed in the contact hole, and a second portion of the low-resistance connecting terminal penetrates through the portion of the emission layer and is connected to the portion of the cathode electrode that is disposed in the contact hole, and

wherein the second portion of the low-resistance connecting terminal connected to the portion of the cathode electrode that is disposed in the contact hole is formed via laser applied to the open area.

18 . The electroluminescence display of claim 17 , further comprising:

an auxiliary electrode between the passivation layer and the planarization layer, the auxiliary electrode surrounding the low-resistance connecting terminal,

wherein the second portion of the low-resistance connecting terminal is connected to the auxiliary electrode and the portion of the cathode electrode that is disposed in the contact hole.