IP Library Granted Patent US 12675352
Granted Patent B2
US 12675352 · App. 18/753,359 · Granted Jul 7, 2026

Use model statistics storage in a memory subsystem

Inventors: Ryan G. Fisher (Boise, ID); Arvin Daniel Daguro (Boise, ID); Christopher Smitchger (Boise, ID)
Assignee: MICRON TECHNOLOGY, INC.
G06F11/0727G06F11/076G06F11/3034
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12675352
App. No.
18/753,359
Granted
Jul 7, 2026
Kind
B2
Abstract

Methods, systems, and apparatuses include determining, by a memory subsystem, use model statistics for a memory portion of the memory subsystem, where the use model statistics include a count of commands received by the memory subsystem from a host system targeting the memory portion and details about the memory subsystem. It is determined that the memory subsystem is powering down. The use model statistics are stored in a use model statistics storage of the memory subsystem by the memory subsystem in response to determining that the memory subsystem is powering down.

Claims (49)

1 . A method comprising:

determining, by a controller of a memory subsystem, use model statistics for a memory portion of the memory subsystem, wherein the use model statistics include a number of commands received by the controller of the memory subsystem from a host system targeting the memory portion and details about the memory subsystem;

estimating a program erase cycle count for the memory portion using the number of commands, wherein the use model statistics further includes the program erase cycle count;

determining that the memory subsystem is powering down; and

storing, by the memory subsystem, in response to determining that the memory subsystem is powering down, the use model statistics in a use model statistics storage of the memory subsystem, wherein the use model statistics storage includes memory portions accessible by the host system.

2 . The method of claim 1 , further comprising:

determining, at power up of the memory subsystem, a next free memory subportion of the use model statistics storage, wherein storing the use model statistics comprises storing the use model statistics in the next free memory subportion.

3 . The method of claim 1 , wherein the details about the memory subsystem include register data based on status bits of a register of the memory portion.

4 . The method of claim 1 , wherein the details about the memory subsystem further include a temperature of the memory portion.

5 . The method of claim 1 , further comprising:

receiving, from the host system, a command to store the use model statistics; and

storing, by the memory subsystem, in response to receiving the command, the use model statistics in the use model statistics storage.

6 . The method of claim 1 , further comprising:

receiving, from the host system, a command to read the use model statistics storage;

executing, in response to receiving the command, a read operation on the use model statistics storage; and

sending results of the executed read operation to the host system.

7 . A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to:

determine, by a controller of a memory subsystem, use model statistics for a memory portion of the memory subsystem, wherein the use model statistics include a number of commands received by the controller of the memory subsystem from a host system targeting the memory portion and details about the memory subsystem;

estimate a program erase cycle count for the memory portion using the number of commands, wherein the use model statistics further includes the program erase cycle count;

determine that the memory subsystem is powering down; and

store, by the memory subsystem, in response to determining that the memory subsystem is powering down, the use model statistics in a use model statistics storage of the memory subsystem, wherein the use model statistics storage includes memory portions accessible by the host system.

8 . The non-transitory computer-readable storage medium of claim 7 , wherein the processing device is further to:

determine, at power up of the memory subsystem, a next free memory subportion of the use model statistics storage, wherein storing the use model statistics comprises storing the use model statistics in the next free memory subportion.

9 . The non-transitory computer-readable storage medium of claim 7 , wherein the details about the memory subsystem include register data based on status bits of a register of the memory portion.

10 . The non-transitory computer-readable storage medium of claim 7 , wherein the details about the memory subsystem further include a temperature of the memory portion.

11 . The non-transitory computer-readable storage medium of claim 7 , wherein the processing device is further to:

receive, from the host system, a command to store the use model statistics; and

store, by the memory subsystem, in response to receiving the command, the use model statistics in the use model statistics storage.

12 . The non-transitory computer-readable storage medium of claim 7 , wherein the processing device is further to:

receive, from the host system, a command to read the use model statistics storage;

execute, in response to receiving the command, a read operation on the use model statistics storage; and

send results of the executed read operation to the host system.

13 . A system comprising:

a plurality of memory devices; and

a processing device, operatively coupled with the plurality of memory devices, to:

determine, at power up of a memory subsystem, a next free memory subportion of a use model statistics storage, wherein storing the use model statistics comprises storing the use model statistics in the next free memory subportion;

determine, by a controller of the memory subsystem, use model statistics for a memory portion of the memory subsystem, wherein the use model statistics include a number of commands received by the controller of the memory subsystem from a host system targeting the memory portion and details about the memory subsystem;

estimate a program erase cycle count for the next free memory portion using the number of commands, wherein the use model statistics further includes the program erase cycle count;

determine that the memory subsystem is powering down; and

store, by the memory subsystem, in response to determining that the memory subsystem is powering down, the use model statistics in the use model statistics storage of the memory subsystem, wherein the use model statistics storage includes memory portions accessible by the host system.

14 . The system of claim 13 , wherein the details about the memory subsystem include register data based on status bits of a register of the memory portion.

15 . The system of claim 13 , wherein the details about the memory subsystem further include a temperature of the memory portion.

16 . The system of claim 15 , wherein the processing device is further to:

receive, from the host system, a command to store the use model statistics; and

store, by the memory subsystem, in response to receiving the command, the use model statistics in the use model statistics storage.

17 . The system of claim 13 , wherein the processing device is further to:

receive, from the host system, a command to read the use model statistics storage;

execute, in response to receiving the command, a read operation on the use model statistics storage; and

send results of the executed read operation to the host system.