IP Library Granted Patent US 12676077
Granted Patent B2
US 12676077 · App. 18/127,422 · Granted Jul 7, 2026

Systems and methods for a computer-implemented adaptive learning pathway builder

Inventors: Dara Foias (Tempe, AZ); Chandima Cumaranatunge (Peoria, AZ); Derek Brennan (Chandler, AZ); Denise Diaz (Goodyear, AZ); Bethany Weigele (Tempe, AZ)
Assignee: Arizona Board of Regents on Behalf of Arizona State University
G09B5/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12676077
App. No.
18/127,422
Granted
Jul 7, 2026
Kind
B2
Abstract

An intuitive framework for assembling instructional modules for educational purposes provides integrated programmatic logic to provide learners with agency and increase achievement. The framework enables educators to use content from a learning content database and assemble the content into adaptive learning pathways using a visual drag-and-drop approach combined with the creation of rules to drive adaptivity without requiring programming or coding skills.

Claims (30)

1 . A system, comprising:

a processor in communication with a memory, the memory including instructions executable by the processor to:

display, at a display device in communication with the processor, an instructional map workspace having a plurality of slots for generation of an instructional map, the instructional map being representative of an instructional module to be administered;

receive, at the processor, a block creation input that includes information indicative of a block object of the instructional map for placement at a slot of the plurality of slots of the instructional map workspace, the block object being an if-then block object;

record the block object of the instructional map in association with the slot of the instructional map workspace;

generate, at the processor, computer-readable instructions for administration of the instructional module based on the instructional map;

display a first sub-slot of the slot of the instructional map workspace for receipt of a logic block object in association with the if-then block object; and

display a second sub-slot of the slot of the instructional map workspace for receipt of an additional block object in association with the if-then block object, where instructions for execution of the additional block object are conditioned based on the logic block object of the first sub-slot.

2 . The system of claim 1 , the memory further including instructions executable by the processor to:

administer, at a computing device of a user, the instructional module based on the instructional map.

3 . The system of claim 1 , wherein the block object includes conditional information indicative of a condition that must be met prior to execution of one or more processes associated with the block object.

4 . The system of claim 3 , wherein the conditional information includes a sequential order for execution of the one or more processes associated with the block object relative to another block object.

5 . The system of claim 3 , wherein the conditional information includes a condition on a user response received at an input field of the instructional module for execution of the one or more processes associated with the block object.

6 . The system of claim 1 , wherein the block object includes information representative of an instructional asset.

7 . The system of claim 6 , wherein the memory further includes instructions executable by the processor to:

generate, for the block object, computer-readable instructions for executing one or more processes associated with the instructional asset.

8 . The system of claim 7 , wherein the one or more processes associated with the instructional asset includes displaying the instructional asset at a display device of a user.

9 . The system of claim 7 , wherein the one or more processes associated with the instructional asset includes:

displaying an instructional directive associated with the instructional asset to a user;

receiving, at an input field, user input responsive to the instructional directive; and

progressing to another block of the instructional map based on the user input received at the input field.

10 . The system of claim 9 , wherein the one or more processes associated with the instructional asset includes:

storing the user input at a database in association with the instructional module.

11 . The system of claim 1 , the memory further including instructions executable by the processor to:

generate the block object having a block type based on the block creation input; and

display the block object within the instructional map workspace based on the block type.

12 . The system of claim 1 , the memory further including instructions executable by the processor to:

receive, at the processor, a first block creation input that includes information indicative of the logic block object of the instructional map to be placed at the first sub-slot of the if-then block object, the logic block object indicating a condition for execution of one or more processes of the additional block object based on user input received in association with an instructional asset;

receive, at the processor, a second block creation input that includes information indicative of the additional block object of the instructional map to be placed at the second sub-slot of the if-then block object; and

generate computer-readable instructions for execution of one or more processes of the additional block object, the one or more processes of the additional block object to be executed upon completion of the instructional asset associated with the logic block object according to the condition.