IP Library Granted Patent US 12,676,112
Granted Patent B2
US 12,676,112 · App. 18/697,362 · Granted Jul 7, 2026

Display substrate and display device

Inventors: Haitao Wang (Beijing, CN); Tongshang Su (Beijing, CN); Jun Wang (Beijing, CN); Yongchao Huang (Beijing, CN); Jun Cheng (Beijing, CN)
Assignees: HEFEI XINSHENG OPTOELECTRONICS CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
G09G3/3233H10K59/131G09G2300/0804G09G2300/0852G09G2320/0233G09G2320/0242G09G2330/04G09G2330/06G09G2360/148
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,676,112
App. No.
18/697,362
Granted
Jul 7, 2026
Kind
B2
Abstract

A display substrate includes: a base substrate; pixel units; and a first scanning signal line, a data line, and a sensing signal line on the base substrate. The first scanning signal line includes first sub scanning signal lines; two adjacent first sub scanning signal lines are spaced in a first region; the sensing signal line and the data line extend in the second direction; orthographic projections of the sensing signal line and the data line on the base substrate do not overlap an orthographic projection of the first sub scanning signal lines on the base substrate, and extend through an orthographic projection of the first region on the base substrate. The first sub scanning signal line and the first gate are spaced in the second direction, and the fourth sub scanning signal line and the third gate are spaced in the second direction.

Claims (75)

1 . A display substrate, comprising:

a base substrate;

a plurality of pixel units on the base substrate, wherein each of the plurality of pixel units comprises a plurality of sub-pixels, the plurality of pixel units are arranged in an array in a first direction and a second direction on the base substrate, at least one of the plurality of sub-pixels comprises a light-emitting element and a pixel driving circuit configured to drive the light-emitting element, the pixel driving circuit comprises a switching transistor and a sensing transistor, the switching transistor comprises a first gate, the sensing transistor comprises a third gate, and the first direction intersects with the second direction;

a first scanning signal line on the base substrate, wherein the first scanning signal line is configured to supply a first scanning signal to a first plurality of the pixel units arranged in the first direction;

a second scanning signal line on the base substrate, wherein the second scanning signal line is configured to supply a second scanning signal to a second plurality of the pixel units arranged in the first direction;

at least one data line on the base substrate, wherein the at least one data line is configured to supply a data signal to a plurality of the pixel units arranged in the second direction, and the at least one data line extends in the second direction; and

a sensing signal line on the base substrate, wherein the sensing signal line is configured to supply a sensing signal to the plurality of pixel units arranged in the second direction, and the sensing signal line extends in the second direction,

wherein the first scanning signal line comprises a plurality of first sub scanning signal lines, the plurality of first sub scanning signal lines extend in the first direction; and the second scanning signal line comprises a plurality of fourth sub scanning signal lines, and the plurality of fourth sub scanning signal lines extend in the first direction,

wherein two adjacent first sub scanning signal lines are spaced in a first region, an orthographic projection of the sensing signal line on the base substrate and an orthographic projection of the at least one data line on the base substrate do not overlap with an orthographic projection of the plurality of first sub scanning signal lines on the base substrate, and the orthographic projection of the sensing signal line on the base substrate and the orthographic projection of the at least one data line on the base substrate extend through an orthographic projection of the first region on the base substrate; and two adjacent fourth sub scanning signal lines are spaced in a second region, the orthographic projection of the sensing signal line on the base substrate and the orthographic projection of the at least one data line on the base substrate do not overlap with an orthographic projection of the plurality of fourth sub scanning signal lines on the base substrate, and the orthographic projection of the sensing signal line on the base substrate and the orthographic projection of the at least one data line on the base substrate extend through an orthographic projection of the second region on the base substrate, and

wherein the first sub scanning signal line and the first gate are spaced in the second direction, and the fourth sub scanning signal line and the third gate are spaced in the second direction.

2 . The display substrate according to claim 1 , wherein the display substrate further comprises a first scanning signal conversion portion on the base substrate, and the first scanning signal conversion portion extends in the second direction, and

wherein the first sub scanning signal line is electrically connected to the first gate at least through the first scanning signal conversion portion, and

the first scanning signal conversion portion and the first sub scanning signal line are in different layers; and/or, the first scanning signal conversion portion and the first gate are in different layers.

3 . The display substrate according to claim 2 , wherein the first scanning signal line further comprises a second sub scanning signal line, the second sub scanning signal line extends in the first direction, and the second sub scanning signal line and the first sub scanning signal line are spaced in the second direction, and

wherein the first sub scanning signal line is electrically connected to the second sub scanning signal line through the first scanning signal conversion portion.

4 . The display substrate according to claim 3 , wherein the first scanning signal line further comprises a third sub scanning signal line, the third sub scanning signal line extends in the first direction, and the third sub scanning signal line and the first sub scanning signal line are spaced in the second direction, and

wherein the first sub scanning signal line is electrically connected to the third sub scanning signal line through the first scanning signal conversion portion.

5 . The display substrate according to claim 4 , wherein the orthographic projection of the sensing signal line on the base substrate and the orthographic projection of the at least one data line on the base substrate overlap with an orthographic projection of at least one second sub scanning signal line on the base substrate; and/or,

wherein the orthographic projection of the sensing signal line on the base substrate and the orthographic projection of the at least one data line on the base substrate overlap with an orthographic projection of at least one third sub scanning signal line on the base substrate.

6 . The display substrate according to claim 2 , wherein one of the two adjacent first sub scanning signal lines is electrically connected to a first end of a second sub scanning signal line and a first end of a third sub scanning signal line through the first scanning signal conversion portion; and/or,

wherein the display substrate further comprises a second scanning signal conversion portion on the base substrate, the second scanning signal conversion portion extends in the second direction, and the other of the two adjacent first sub scanning signal lines is electrically connected to a second end of the second sub scanning signal line and a second end of the third sub scanning signal line through the second scanning signal conversion portion.

7 . The display substrate according to claim 6 , wherein an orthographic projection of one of two adjacent fifth sub scanning signal lines on the base substrate partially overlaps with an orthographic projection of a third active layer of the first sub-pixel on the base substrate, an orthographic projection of the other of the two adjacent fifth sub scanning signal lines on the base substrate partially overlaps with an orthographic projection of a third active layer of the third sub-pixel on the base substrate, and a part of the fifth sub scanning signal line overlapping with the third active layer of the first sub-pixel and a part of the fifth sub scanning signal line overlapping with the third active layer of the third sub-pixel form a third gate of a sensing transistor of the first sub-pixel and a third gate of a sensing transistor of the third sub-pixel, respectively,

wherein an orthographic projection of the sixth sub scanning signal line on the base substrate partially overlaps with an orthographic projection of a third active layer of the second sub-pixel on the base substrate and an orthographic projection of a third active layer of the fourth sub-pixel on the base substrate, and a part of the sixth sub scanning signal line overlapping with the third active layer of the second sub-pixel and a part of the sixth sub scanning signal line overlapping with the third active layer of the fourth sub-pixel form a third gate of a sensing transistor of the second sub-pixel and a third gate of a sensing transistor of the fourth sub-pixel, respectively,

wherein the display substrate further comprises a fifth scanning signal conversion portion and a sixth scanning signal conversion portion on the base substrate, and the fifth scanning signal conversion portion and the sixth scanning signal conversion portion extend in the second direction,

wherein a first end of the third scanning signal conversion portion is electrically connected to the fourth sub scanning signal line, and a second end of the third scanning signal conversion portion is electrically connected to a first end of the sixth sub scanning signal line,

wherein a first end of the fourth scanning signal conversion portion is electrically connected to a first middle part of the sixth sub scanning signal line, and a second end of the fourth scanning signal conversion portion is electrically connected to a first end of the fifth sub scanning signal line;

wherein a first end of the fifth scanning signal conversion portion is electrically connected to a second middle part of the sixth sub scanning signal line, and a second end of the fifth scanning signal conversion portion is electrically connected to a first end of another fifth sub scanning signal line, and

wherein a first end of the sixth scanning signal conversion portion is electrically connected to another fourth sub scanning signal line, and a second end of the sixth scanning signal conversion portion is electrically connected to a second end of the sixth sub scanning signal line.

8 . The display substrate according to claim 1 , wherein the display substrate further comprises a fourth scanning signal conversion portion on the base substrate, and the fourth scanning signal conversion portion extends in the second direction,

wherein the fourth sub scanning signal line is electrically connected to the third gate at least through the fourth scanning signal conversion portion, and

wherein the fourth scanning signal conversion portion and the fourth sub scanning signal line are in different layers; and/or, the fourth scanning signal conversion portion and the third gate are in different layers.

9 . The display substrate according to claim 8 , wherein at least one of the plurality of pixel units comprises a first sub-pixel, a second sub-pixel, a third sub-pixel, and a fourth sub-pixel,

the first sub-pixel is in a i th row and a j th column, the second sub-pixel is in a (i+1) th row and the j th column, the third sub-pixel is in the i th row and a (j+1) th column, the fourth sub-pixel is in a (i+1) th row and the (j+1) th column, and both i and j are positive integers greater than or equal to 1, and

wherein in the second direction, the first sub scanning signal line, the second sub scanning signal line, the third sub scanning signal line, the fourth scanning signal line, the fifth scanning signal line, and the sixth scanning signal line configured to supply scanning signals to sub-pixels in the i th row and sub-pixels in the (i+1) th row are between the sub-pixels in the i th row and the sub-pixels in the (i+1) th row.

10 . The display substrate according to claim 9 , wherein an orthographic projection of the second sub scanning signal line on the base substrate partially overlaps with an orthographic projection of a first active layer of the first sub-pixel on the base substrate and an orthographic projection of a first active layer of the third sub-pixel on the base substrate, and a part of the second sub scanning signal line overlapping with the first active layer of the first sub-pixel and a part of the second sub scanning signal line overlapping with the first active layer of the third sub-pixel form a first gate of a switching transistor of the first sub-pixel and a first gate of a switching transistor of the third sub-pixel, respectively.

11 . The display substrate according to claim 10 , wherein an orthographic projection of the third sub scanning signal line on the base substrate partially overlaps with an orthographic projection of a first active layer of the second sub-pixel on the base substrate and an orthographic projection of a first active layer of the fourth sub-pixel on the base substrate, and a part of the third sub scanning signal line overlapping with the first active layer of the second sub-pixel and a part of the third sub scanning signal line overlapping with the first active layer of the fourth sub-pixel form a first gate of a switching transistor of the second sub-pixel and a first gate of a switching transistor of the fourth sub-pixel, respectively.

12 . The display substrate according to claim 9 , wherein:

in the second direction, the second sub scanning signal line is between the sub-pixels in the i th row and the first sub scanning signal line; and/or,

in the second direction, the third sub scanning signal line is between the first sub scanning signal line and the sub-pixels in the (i+1) th row; and/or,

in the second direction, the fourth sub scanning signal line is between the first sub scanning signal line and the sub-pixels in the (i+1) th row; and/or,

in the second direction, the fourth sub scanning signal line is aligned with the fifth sub scanning signal line; and/or,

in the second direction, the sixth sub scanning signal line is between the fourth sub scanning signal line and the third sub scanning signal line, and

wherein:

in the first direction, the first scanning signal conversion portion is between the third scanning signal conversion portion and the fourth scanning signal conversion portion; and/or,

in the first direction, the fourth scanning signal conversion portion is between the first scanning signal conversion portion and the data line; and/or,

in the first direction, the fifth scanning signal conversion portion is between another data line and the second scanning signal conversion portion; and/or,

in the first direction, the sixth scanning signal conversion portion is on a side of the first power signal line away from the second scanning signal conversion portion.

13 . The display substrate according to claim 1 , wherein the second scanning signal line further comprises a plurality of fifth sub scanning signal lines, and the plurality of fifth sub scanning signal lines extend in the first direction,

wherein the display substrate further comprises: a second power signal line on the base substrate, the second power signal line is configured to supply a second power signal to the plurality of pixel units arranged in the second direction, and the second power signal line extends in the second direction, and

wherein adjacent fourth and fifth sub scanning signal lines are spaced in a third region, an orthographic projection of the second power signal line on the base substrate does not overlap with an orthographic projection of the plurality of fourth sub scanning signal lines on the base substrate, the orthographic projection of the second power signal line on the base substrate does not overlap with an orthographic projection of the plurality of fifth sub scanning signal lines on the base substrate, and the orthographic projection of the second power signal line on the base substrate extends through an orthographic projection of the third region on the base substrate.

14 . The display substrate according to claim 13 , wherein the display substrate further comprises: a first power signal line on the base substrate, the first power signal line is configured to supply a first power signal to the plurality of pixel units arranged in the second direction, and the first power signal line extends in the second direction, and

wherein adjacent fourth and fifth sub scanning signal lines are spaced in a fourth region, an orthographic projection of the first power signal line on the base substrate does not overlap with the orthographic projection of the plurality of fourth sub scanning signal lines on the base substrate, the orthographic projection of the first power signal line on the base substrate does not overlap with the orthographic projection of the plurality of fifth sub scanning signal lines on the base substrate, and the orthographic projection of the first power signal line on the base substrate extends through an orthographic projection of the fourth region on the base substrate.

15 . The display substrate according to claim 14 , wherein the plurality of fifth sub scanning signal lines are between two adjacent fourth sub scanning signal lines, the plurality of fifth sub scanning signal lines between the two adjacent fourth sub scanning signal lines are spaced in the second region, and the orthographic projection of the sensing signal line on the base substrate and the orthographic projection of the at least one data line on the base substrate do not overlap with the orthographic projection of the plurality of fifth sub scanning signal lines on the base substrate.

16 . The display substrate according to claim 13 , wherein the second scanning signal line further comprises a sixth sub scanning signal line, the sixth sub scanning signal line extends in the first direction, and the sixth sub scanning signal line and the fourth sub scanning signal line are spaced in the second direction,

wherein the display substrate further comprises a third scanning signal conversion portion on the base substrate, and the third scanning signal conversion portion extends in the second direction, and

wherein the fourth sub scanning signal line is electrically connected to the sixth sub scanning signal line through the third scanning signal conversion portion.

17 . The display substrate according to claim 16 , wherein the sixth sub scanning signal line is electrically connected to the fifth sub scanning signal line through the fourth scanning signal conversion portion.

18 . The display substrate according to claim 16 , wherein the orthographic projection of the sensing signal line on the base substrate and the orthographic projection of the at least one data line on the base substrate overlap with an orthographic projection of at least one sixth sub scanning signal line on the base substrate.

19 . The display substrate according to claim 1 , wherein the display substrate comprises:

a semiconductor layer on the base substrate, wherein the first active layer and the third active layer are in the semiconductor layer;

a second conductive layer on a side of the semiconductor layer away from the base substrate; and

a third conductive layer on a side of the second conductive layer away from the base substrate,

wherein the first sub scanning signal line, the second sub scanning signal line, the third sub scanning signal line, the fourth scanning signal line, the fifth scanning signal line, and the sixth scanning signal line are in the second conductive layer, and the first scanning signal conversion portion, the second scanning signal conversion portion, the third scanning signal conversion portion, the fourth scanning signal conversion portion, the fifth scanning signal conversion portion, and the sixth scanning signal conversion portion are in the third conductive layer;

wherein the display substrate further comprises a first conductive portion in the second conductive layer, the pixel driving circuit further comprises a driving transistor, the driving transistor comprises a second active layer, an orthographic projection of the first conductive portion on the base substrate partially overlaps with an orthographic projection of the second active layer on the base substrate, and a part of the first conductive portion overlapping with the second active layer forms a second gate of the driving transistor;

wherein the display substrate further comprises a first conductive conversion portion in the third conductive layer and a first power signal conversion portion in the second conductive layer, a first end of the first power signal conversion portion is electrically connected to the first power signal line, a second end of the first power signal conversion portion is electrically connected to a first end of the first conductive conversion portion, and a second end of the first conductive conversion portion is electrically connected to a first end of the second active layer;

wherein the display substrate further comprises a second conductive conversion portion in the third conductive layer, a first end of the second conductive conversion portion is electrically connected to the first conductive portion, a second end of the second conductive conversion portion is electrically connected to a first end of the first active layer, and a second end of the first active layer is electrically connected to the data line;

wherein the display substrate further comprises a second conductive portion in the third conductive layer, the second conductive portion comprises a conductive main body portion, a first conductive connection portion, and a second conductive connection portion, and the first conductive connection portion and the second conductive connection portion protrude outward and extend from the conductive main body portion;

wherein the first conductive connection portion is electrically connected to a second end of the second active layer, and the second conductive connection portion is electrically connected to a first end of the third active layer;

wherein the display substrate further comprises a first conductive layer on a side of the semiconductor layer facing the base substrate; the display substrate further comprises a sensing signal conversion portion in the first conductive layer, the sensing signal conversion portion extends in the first direction, and an orthographic projection of the sensing signal conversion portion on the base substrate partially overlaps with the orthographic projection of the sensing signal line on the base substrate;

wherein a third active layer of a sensing transistor of the first sub-pixel and a third active layer of a sensing transistor of the second sub-pixel are connected to form an integrated third active layer, and the integrated third active layer extends in the second direction;

wherein the display substrate further comprises a third conductive conversion portion in the third conductive layer, the sensing signal line is electrically connected to the sensing signal conversion portion, a first end of the sensing signal conversion portion is electrically connected to a first end of the third conductive conversion portion, and a second end of the third conductive conversion portion is electrically connected to a middle part of the third active layer;

wherein the pixel driving circuit further comprises a storage capacitor, the storage capacitor comprises a first capacitor and a second capacitor, and the second capacitor is connected in parallel with the first capacitor; and

wherein the display substrate further comprises a third conductive portion in the first conductive layer, orthographic projections of any two of the first conductive portion, the second conductive portion, and the third conductive portion on the base substrate at least partially overlap; and

wherein the second conductive portion is electrically connected to the third conductive portion, an overlapping part of the first conductive portion and the second conductive portion forms the first capacitor, and an overlapping part of the first conductive portion and the third conductive portion forms the second capacitor.

20 . A display device comprising the display substrate according to claim 1 .