IP Library Granted Patent US 12681805
Granted Patent B2
US 12681805 · App. 19/002,408 · Granted Jul 14, 2026

Recovery mode for memory device

Inventors: Nicholas T. Heath (Pittsboro, NC); Gaurav Sinha (Unterschleißheim, DE)
Assignee: Micron Technology, Inc.
G06F11/1417G06F11/073G06F11/0793
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12681805
App. No.
19/002,408
Granted
Jul 14, 2026
Kind
B2
Abstract

Implementations described herein relate to implementing a recovery mode for a memory device. In some implementations, the memory device may include memory and one or more components. The one or more components may be configured to receive, from a host system, an indication that the memory device is associated with a failure. The one or more components may be configured to receive, from the host system, a request to initialize a recovery of the memory device in response to the failure. The one or more components may be configured to initialize, based on the request, a reboot of the memory device. The one or more components may be configured to transmit, to the host system, status information obtained while rebooting the memory device, wherein the status information includes information associated with a current operational state of the memory device.

Claims (49)

1 . A memory device, comprising:

one or more components configured to:

receive, from a host system, an indication that the memory device is associated with a failure;

receive, from the host system, a request to initialize a recovery of the memory device in response to the failure;

initialize, based on the request, a reboot of the memory device; and

transmit status information obtained while rebooting the memory device, wherein the status information includes information associated with a current operational state of the memory device.

2 . The memory device of claim 1 , wherein the reboot is associated with one or more registers and one or more interfaces that are usable by the memory device and the host system to assist in a recovery of the memory device.

3 . The memory device of claim 1 , wherein the one or more components are further configured to:

perform, based on the request, a power cycling of the memory device; and

use, after the power cycling, backup firmware stored on the memory device to initialize the reboot.

4 . The memory device of claim 1 , wherein the failure is associated with an inability of the host system to read data from the memory device or write data to the memory device.

5 . The memory device of claim 1 , wherein the failure is associated with a bootup of the memory device, and the host system is unable to interrogate the memory device based on the failure.

6 . The memory device of claim 1 , wherein the one or more components are further configured to:

receive, from the host system and while rebooting the memory device, debug firmware; and

perform, while rebooting the memory device, a debug operation using the debug firmware.

7 . The memory device of claim 1 , wherein the reboot is based on a vendor specific Peripheral Component Interconnect Express (PCIe) recovery boot capability of the memory device.

8 . The memory device of claim 1 , wherein the memory device is associated with a vehicle.

9 . A method, comprising:

receiving, by a memory device from a host system, a request to initialize a recovery of the memory device, wherein the request is based on a failure associated with the memory device;

initializing, based on the request, a reboot of the memory device; and

transmitting status information obtained while rebooting the memory device, wherein the status information includes information associated with a current operational state of the memory device.

10 . The method of claim 9 , wherein the reboot is associated with one or more registers and one or more interfaces that are usable by the memory device and the host system to assist in a recovery of the memory device.

11 . The method of claim 9 , further comprising:

performing, based on the request, a power cycling of the memory device; and

using, after the power cycling, backup firmware stored on the memory device to initialize the reboot.

12 . The method of claim 9 , wherein the failure is associated with an inability of the host system to read data from the memory device or write data to the memory device.

13 . The method of claim 9 , wherein the failure is associated with a bootup of the memory device, and the host system is unable to interrogate the memory device based on the failure.

14 . The method of claim 9 , further comprising:

receiving, from the host system and while rebooting the memory device, debug firmware; and

performing, while rebooting the memory device, a debug operation using the debug firmware.

15 . The method of claim 9 , wherein the reboot is based on a vendor specific Peripheral Component Interconnect Express (PCIe) recovery boot capability of the memory device.

16 . A system, comprising:

a host system configured to:

detect a failure associated with a memory device, and

transmit, to the memory device, a request for the memory device to initialize a recovery of the memory device in response to the failure; and

the memory device configured to:

receive, from the host system, the request,

initialize, based on the request, a reboot of the memory device, and

transmit status information obtained while rebooting the memory device, wherein the status information includes information associated with a current operational state of the memory device.

17 . The system of claim 16 , wherein the reboot is associated with one or more registers and one or more interfaces that are usable by the memory device and the host system to assist in a recovery of the memory device, and the reboot is based on a vendor specific Peripheral Component Interconnect Express (PCIe) recovery boot capability of the memory device.

18 . The system of claim 16 , wherein the memory device is further configured to:

perform, based on the request, a power cycling of the memory device; and

use, after the power cycling, backup firmware stored on the memory device to initialize a recovery boot mode.

19 . The system of claim 16 , wherein:

the failure is associated with an inability of the host system to read data from the memory device or write data to the memory device; or

the failure is associated with a bootup of the memory device, and the host system is unable to interrogate the memory device based on the failure.

20 . The system of claim 16 , wherein the memory device is further configured to:

receive, from the host system and while rebooting the memory device, debug firmware; and

perform, while rebooting the memory device, a debug operation using the debug firmware.