IP Library Granted Patent US 12682865
Granted Patent B2
US 12682865 · App. 18/978,403 · Granted Jul 14, 2026

Systems and methods for generating bistable ferroelectric liquid crystal drive signals

Inventors: Thomas Charisoulis (San Carlos, CA); Junhan Han (Redmond, WA); Yun Wang (Bellevue, WA)
Assignee: Meta Platforms Technologies, LLC
G09G3/3677G09G2310/0286G09G2310/08G09G2320/0666
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12682865
App. No.
18/978,403
Granted
Jul 14, 2026
Kind
B2
Abstract

A method for generating bistable ferroelectric liquid crystal drive signals may include storing, by an array of latches, colorfield data. The method may additionally include manipulating, by the array of latches and in response to a plurality of clock signals that include one or more outputs of the array of latches, the colorfield data. The method may also include providing, by one or more gates, one or more internal drive signals by comparing the one or more outputs of the array of latches. Various other methods, systems, and computer-readable media are also disclosed.

Claims (51)

1 . A circuit comprising:

an array of latches configured to manipulate, in response to a plurality of clock signals that include one or more outputs of the array of latches, colorfield data stored in the array of latches;

one or more gates configured provide one or more internal drive signals by comparing the one or more outputs of the array of latches; and

one or more flip flops configured to reset a bistable ferroelectric liquid crystal in response to the one or more internal drive signals provided by the one or more gates.

2 . The circuit of claim 1 , wherein the array of latches includes:

a first latch configured to manipulate the colorfield data in response to a clock signal; and

a second latch configured to manipulate the colorfield data in response to a decoded output of the first latch.

3 . The circuit of claim 2 , wherein the array of latches includes:

a third latch configured to manipulate the colorfield data in response to a decoded output of the second latch.

4 . The circuit of claim 3 , wherein the array of latches includes:

a fourth latch configured to manipulate the colorfield data in response to a decoded output of the third latch.

5 . The circuit of claim 1 , wherein the one or more flip flops are further configured to set the bistable ferroelectric liquid crystal in response to one or more external drive signals.

6 . The circuit of claim 1 , further comprising:

a bus configured to provide the colorfield data in parallel to the array of latches.

7 . The circuit of claim 1 , further comprising:

two or more decoders configured to load inverted outputs of the array of latches into the array of latches.

8 . A method comprising:

storing, by an array of latches, colorfield data;

manipulating, by the array of latches and in response to a plurality of clock signals that include one or more outputs of the array of latches, the colorfield data;

providing, by one or more gates, one or more internal drive signals by comparing the one or more outputs of the array of latches; and

resetting, by one or more flip flops, a bistable ferroelectric liquid crystal in response to the one or more internal drive signals provided by the one or more gates.

9 . The method of claim 8 , wherein the manipulating includes:

manipulating the colorfield data, by a first latch of the array of latches, in response to a clock signal; and

manipulating the colorfield data, by a second latch of the array of latches, in response to a decoded output of the first latch.

10 . The method of claim 9 , wherein the manipulating includes:

manipulating the colorfield data, by a third latch of the array of latches, in response to a decoded output of the second latch.

11 . The method of claim 10 , wherein the manipulating includes:

manipulating the colorfield data, by a fourth latch of the array of latches, in response to a decoded output of the third latch.

12 . The method of claim 8 , further comprising:

setting, by the one or more flip flops, the bistable ferroelectric liquid crystal in response to one or more external drive signals.

13 . The method of claim 8 , further comprising:

providing, by a bus, the colorfield data in parallel to the array of latches.

14 . The method of claim 8 , the method further comprising:

loading, by two or more decoders into the array of latches, one or more inverted outputs of the array of latches.

15 . A system comprising:

an active display including at least one bistable ferroelectric liquid crystal; and

a circuit comprising:

an array of latches configured to manipulate, in response to a plurality of clock signals that include one or more outputs of the array of latches, colorfield data stored in the array of latches;

one or more gates configured to provide one or more internal drive signals by comparing the one or more outputs of the array of latches; and

one or more flip flops configured to reset the at least one bistable ferroelectric liquid crystal in response to the one or more internal drive signals provided by the one or more gates.

16 . The system of claim 15 , wherein the array of latches includes:

a first latch configured to manipulate the colorfield data in response to a clock signal; and

a second latch configured to manipulate the colorfield data in response to a decoded output of the first latch.

17 . The system of claim 16 , further comprising:

a third latch configured to manipulate the colorfield data in response to a decoded output of the second latch.

18 . The system of claim 17 , further comprising:

a fourth latch configured to manipulate the colorfield data in response to a decoded output of the third latch.

19 . The system of claim 15 , further comprising:

a bus configured to provide the colorfield data in parallel to the array of latches.

20 . The system of claim 15 , the circuit further comprising:

two or more decoders configured to load one or more inverted outputs of the array of latches into the array of latches.