IP Library Granted Patent US 12684831
Granted Patent B2
US 12684831 · App. 18/134,555 · Granted Jul 14, 2026

Semiconductor device having a gate on a fin-shaped structure and multi-layer single diffusion break (SDB) features

Inventors: Guang-Yu Lo (New Taipei City, TW); Chun-Tsen Lu (Tainan City, TW); Chung-Fu Chang (Tainan City, TW); Chih-Shan Wu (Tainan City, TW); Yu-Hsiang Lin (New Taipei City, TW); Wei-Hao Chang (Taichung City, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H10D62/115H10D30/024H10D30/605H10D30/6211H10D62/116H10D84/0151H10D84/0158H10W10/014H10W10/0143H10W10/17
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12684831
App. No.
18/134,555
Granted
Jul 14, 2026
Kind
B2
Abstract

A method for fabricating a semiconductor device includes the steps of forming a fin-shaped structure on a substrate, forming a first trench and a second trench in the fin-shaped structure, forming a first dielectric layer in the first trench and the second trench, removing part of the first dielectric layer, forming a second dielectric layer in the first trench and the second trench to form a first single diffusion break (SDB) structure and a second SDB structure, and then forming a gate structure on the fin-shaped structure, the first SDB structure, and the second SDB structure.

Claims (14)

1 . A semiconductor device, comprising:

a fin-shaped structure on a substrate;

a first single diffusion break (SDB) structure and a second SDB structure in the substrate, wherein each of the first SDB structure and the second SDB structure comprises a bottom portion and a top portion, the bottom portion and the top portion comprise different materials, and top surfaces of the top portion and the substrate are coplanar; and

a gate structure on the fin-shaped structure, the first SDB structure, and the second SDB structure.

2 . The semiconductor device of claim 1 , further comprising:

a third SDB structure and a fourth SDB structure adjacent to two sides of the first SDB structure and the second SDB structure, wherein each of the third SDB structure and the fourth SDB structure comprises the bottom portion and the top portion and the bottom portion and the top portion comprise different materials.

3 . The semiconductor device of claim 2 , further comprising a fifth SDB structure and a sixth SDB structure adjacent to two sides of the third SDB structure and the fourth SDB structure.

4 . The semiconductor device of claim 2 , wherein a depth of the first SDB structure is greater than a depth of the third SDB structure.

5 . The semiconductor device of claim 1 , further comprising:

a third SDB structure and a fourth SDB structure adjacent to two sides of the first SDB structure and the second SDB structure, wherein each of the third SDB structure and the fourth SDB structure comprises a single material.

6 . The semiconductor device of claim 5 , further comprising a fifth SDB structure and a sixth SDB structure adjacent to two sides of the third SDB structure and the fourth SDB structure.

7 . The semiconductor device of claim 5 , wherein a depth of the first SDB structure is greater than a depth of the third SDB structure.

8 . The semiconductor device of claim 1 , wherein the bottom portion comprises silicon oxide.

9 . The semiconductor device of claim 1 , wherein the top portion comprises silicon nitride.