IP Library Granted Patent US 12685046
Granted Patent B2
US 12685046 · App. 18/210,522 · Granted Jul 14, 2026

Doped silicon oxide for bottom-up deposition

Inventors: Woongsik Nam (Santa Clara, CA); Euhngi Lee (San Jose, CA); Tianyang Li (San Jose, CA); Jisung Park (Sunnyvale, CA); Hang Yu (San Jose, CA); Deenesh Padhi (Saratoga, CA); Shichen Fu (Santa Clara, CA); Yufeng Jiang (San Jose, CA)
Assignee: Applied Materials, Inc.
H10P14/69215H10P14/6336
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12685046
App. No.
18/210,522
Granted
Jul 14, 2026
Kind
B2
Abstract

Exemplary processing methods may include i) providing one or more deposition precursors to a processing region of a semiconductor processing chamber. A substrate may be housed within the processing region. The substrate may include one or more features defining one or more sidewalls. The methods may include ii) forming plasma effluents of the one or more deposition precursors. The methods may include iii) contacting the substrate with the plasma effluents of the one or more deposition precursors. The contacting may deposit a doped silicon-and-oxygen-containing material on the substrate. A first portion of the doped silicon-and-oxygen-containing material deposited on the one or more sidewalls of the one or more features may be characterized by a poorer film quality than a second portion of the doped silicon-and-oxygen-containing material deposited on a lower portion of the one or more features.

Claims (34)

1 . A semiconductor processing method comprising:

i) providing one or more deposition precursors to a processing region of a semiconductor processing chamber, wherein a substrate is housed within the processing region, and wherein the substrate comprises one or more features defining one or more sidewalls;

ii) forming plasma effluents of the one or more deposition precursors; and

iii) contacting the substrate with the plasma effluents of the one or more deposition precursors, wherein the contacting deposits a doped silicon-and-oxygen-containing material on the substrate, and wherein a first portion of the doped silicon-and-oxygen-containing material deposited on the one or more sidewalls of the one or more features is characterized by a poorer film quality than a second portion of the doped silicon-and-oxygen-containing material deposited on a lower portion of the one or more features.

2 . The semiconductor processing method of claim 1 , wherein the one or more features comprise a trench characterized by a width of greater than or about 0.25 μm.

3 . The semiconductor processing method of claim 1 , wherein the one or more deposition precursors comprise a silicon-containing precursor, an oxygen-containing precursor, and a dopant precursor.

4 . The semiconductor processing method of claim 3 , wherein the dopant precursor comprises a boron-containing precursor, a fluorine-containing precursor, a nitrogen-containing precursor, or a phosphorous-containing precursor.

5 . The semiconductor processing method of claim 1 , wherein the plasma effluents are formed at a plasma frequency of less than or about 1,500 KHz.

6 . The semiconductor processing method of claim 1 , wherein the doped silicon-and-oxygen-containing material is characterized by a dopant concentration of less than or about 30 at. %.

7 . The semiconductor processing method of claim 1 , wherein a thickness of the doped silicon-and-oxygen-containing material is greater than or about 75 Å.

8 . The semiconductor processing method of claim 1 , further comprising:

iv) selectively removing the first portion of the doped silicon-and-oxygen-containing material from the one or more sidewalls of the one or more features.

9 . The semiconductor processing method of claim 8 , wherein selectively removing the first portion of the doped silicon-and-oxygen-containing material comprises contacting the substrate with a fluorine-containing precursor.

10 . The semiconductor processing method of claim 8 , further comprising:

subsequent to iv) selectively removing the first portion of the doped silicon-and-oxygen-containing material, repeating operations i) through iii) to deposit additional doped silicon-and-oxygen-containing material on the substrate.

11 . A semiconductor processing method comprising:

providing a silicon-containing precursor, an oxygen-containing precursor, and a dopant precursor to a processing region of a semiconductor processing chamber, wherein a substrate is housed within the processing region, and wherein the substrate comprises one or more features defining one or more sidewalls;

forming plasma effluents of the silicon-containing precursor, the oxygen-containing precursor, and the dopant precursor;

contacting the substrate with the plasma effluents of the silicon-containing precursor, the oxygen-containing precursor, and the dopant precursor, wherein the contacting deposits a doped silicon-and-oxygen-containing material on the substrate; and

selectively removing a portion of the doped silicon-and-oxygen-containing material from the one or more sidewalls of the one or more features.

12 . The semiconductor processing method of claim 11 , wherein the dopant precursor comprises a boron-containing precursor, a fluorine-containing precursor, a nitrogen-containing precursor, or a phosphorous-containing precursor.

13 . The semiconductor processing method of claim 11 , wherein the plasma effluents are formed at a plasma power of less than or about 1,500 W.

14 . The semiconductor processing method of claim 11 , wherein a thickness of the doped silicon-and-oxygen-containing material is less than or about 10 μm.

15 . The semiconductor processing method of claim 11 , further comprising:

repeating the operations of contacting the substrate with the plasma effluents of the silicon-containing precursor, the oxygen-containing precursor, and the dopant precursor to deposit the doped silicon-and-oxygen-containing material on the substrate and selectively removing the portion of the doped silicon-and-oxygen-containing material from the one or more sidewalls of the one or more features to perform a bottom-up deposition.

16 . The semiconductor processing method of claim 11 , wherein a temperature in the processing region is maintained at greater than or about 100° C.

17 . The semiconductor processing method of claim 11 , wherein a pressure in the processing region is maintained at less than or about 50 Torr.

18 . A semiconductor processing method comprising:

providing a silicon-containing precursor, an oxygen-containing precursor, and a dopant precursor to a processing region of a semiconductor processing chamber, wherein a substrate is housed within the processing region, and wherein the substrate comprises one or more features defining one or more sidewalls;

forming plasma effluents of the silicon-containing precursor, the oxygen-containing precursor, and the dopant precursor, wherein the plasma effluents are formed at a plasma frequency of less than or about 1,500 kHz; and

contacting the substrate with the plasma effluents of the silicon-containing precursor, the oxygen-containing precursor, and the dopant precursor, wherein the contacting deposits a doped silicon-and-oxygen-containing material on the substrate.

19 . The semiconductor processing method of claim 18 , further comprising:

selectively removing a portion of the doped silicon-and-oxygen-containing material from the one or more sidewalls of the one or more features.

20 . The semiconductor processing method of claim 18 , wherein the doped silicon-and-oxygen-containing material is characterized by a dopant concentration of less than or about 25 at. %.