IP Library Granted Patent US 12689348
Granted Patent B2
US 12689348 · App. 18/651,157 · Granted Jul 21, 2026

Vestigial loads for acoustic resonators

Inventor: Roger Fratti (Mohnton, PA)
Assignee: Avago Technologies International Sales Pte. Limited
H03H9/0004H10W44/20H10W44/248
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12689348
App. No.
18/651,157
Granted
Jul 21, 2026
Kind
B2
Abstract

Novel tools and techniques are provided for implementing a filter circuit array, and more particularly methods, systems, and apparatuses are provided for implementing a filter circuit array in a semiconductor package or a chip package. In an embodiment, a filter array can include a first filter circuit and a first resistive circuit connected to the first filter circuit. In various cases, when the first filter circuit is operational, the first filter circuit is configured to transmit or receive one or more first signals and the first resistive circuit is unterminated. In other cases, when the first filter circuit is not operational, the first filter circuit is configured to terminate via the first resistive circuit.

Claims (56)

1 . A filter circuit array comprising:

a first filter circuit formed on a substrate; and

a first resistive circuit formed on the substrate and connected to the first filter circuit;

wherein the first resistive circuit is unterminated, and wherein a first impedance of the first resistive circuit is about a complex conjugate of a second impedance of the first filter circuit.

2 . The filter circuit array of claim 1 , wherein the first resistive circuit is connected to a first side of the first filter circuit configured to be coupled to an antenna.

3 . The filter circuit array of claim 2 , further comprising a second resistive circuit formed on the substrate, wherein the second resistive circuit is connected to a second side of the first filter circuit configured to be coupled to a transceiver circuit.

4 . The filter circuit array of claim 1 , wherein a first impedance of the first resistive circuit is about 50 ohms.

5 . The filter circuit array of claim 1 , wherein the first filter circuit is configured to transmit or receive one or more first signals comprising at least one of one or more first universal mobile telecommunications system (UMTS) signals, one or more first global system for mobile communication (GSM) signals, one or more first wideband code division multiple access (WCDMA) signals, or one or more first Long-Term Evolution (LTE) signals.

6 . The filter circuit array of claim 1 , wherein the first resistive circuit comprises a first connector formed on the substrate and connected to the first filter circuit and a first end of the first resistive circuit and a second connector formed on the substrate and located on a second end opposite the first end of the first resistive circuit.

7 . The filter circuit array of claim 1 , further comprising a second resistive circuit formed on the substrate, wherein the second resistive circuit is connected to a same side of the first filter circuit as the first resistive circuit.

8 . A filter circuit array comprising:

a first filter circuit formed on a substrate;

a first resistive circuit formed on the substrate and connected to the first filter circuit; and

a second resistive circuit formed on the substrate;

wherein the first resistive circuit is unterminated, and wherein the second resistive circuit is connected to a same side of the first filter circuit as the first resistive circuit.

9 . The filter circuit array of claim 8 , wherein the first resistive circuit and the second resistive circuit have different impedances.

10 . A filter circuit array comprising:

a first filter circuit formed on a substrate; and

a first resistive circuit formed on the substrate and connected to the first filter circuit;

wherein the first resistive circuit is unterminated, and wherein the first resistive circuit comprises a first connector formed on the substrate and connected to the first filter circuit and a first end of the first resistive circuit and a second connector formed on the substrate and located on a second end opposite the first end of the first resistive circuit.

11 . The filter circuit array of claim 10 , wherein, when the first filter circuit is operational, a line is connected to the first connector and configured to transmit or receive a signal, and wherein, when the first filter circuit is not operational, the second connector of the first resistive circuit is terminated.

12 . A semiconductor device, comprising:

a first substrate comprising:

a first filter circuit; and

a first resistive circuit connected to the first filter circuit;

wherein, when the first filter circuit is in use, the first filter circuit is configured to transmit or receive one or more first signals between an antenna and a transceiver and the first resistive circuit is unterminated;

wherein, when the first filter circuit is not in use, the first filter circuit is connected to a first ground via the first resistive circuit; and

wherein a first impedance of the first resistive circuit is about a complex conjugate of a second impedance of the first filter circuit.

13 . The semiconductor device of claim 12 , further comprising:

a second substrate coupled to the first substrate, the second substrate comprising a matching circuit connected to the first filter circuit when the first filter circuit is in use.

14 . The semiconductor device of claim 13 , wherein a third impedance of the matching circuit is about a complex conjugate of a second impedance of the first filter circuit.

15 . The semiconductor device of claim 12 , wherein the first substrate further comprises:

a second filter circuit;

a second resistive circuit connected to the second filter circuit;

the antenna; and

the transceiver;

wherein the first filter circuit is in use, connected to the antenna and transceiver, and the first resistive circuit is unterminated and the second filter circuit is not in use and connected to a second ground via the second resistive circuit.

16 . The semiconductor device of claim 15 , wherein a third impedance of the second resistive circuit is about a complex conjugate of a fourth impedance of the second filter circuit, and wherein the second impedance of the first filter circuit is different from the fourth impedance of the second filter circuit.

17 . The semiconductor device of claim 16 , further comprising:

a second substrate coupled to the first substrate, the second substrate comprising a matching circuit connected to the first filter circuit.

18 . A method of using a filter circuit array, the method comprising:

providing a first substrate comprising:

a filter circuit array comprising:

a first filter circuit; and

a first resistive circuit connected to the first filter circuit, wherein a first impedance of the first resistive circuit is about a complex conjugate of a second impedance of the first filter circuit; and

selectively configuring the first filter circuit in either of a first configuration or a second configuration, by:

for the first configuration, leaving the first resistive circuit unterminated; and

for the second configuration, connecting the first filter circuit to ground via the first resistive circuit.

19 . The method of claim 18 , wherein the filter circuit array further comprises:

a second filter circuit; and

a second resistive circuit connected to the second filter circuit; and

wherein the method further comprises:

selectively configuring the second filter circuit in either of a third configuration or a fourth configuration, by:

for the third configuration, leaving the second resistive circuit unterminated; and

for the fourth configuration, connecting the second filter circuit to ground via the second resistive circuit.

20 . The method of claim 19 , further comprising selecting the first configuration for the first filter circuit and connecting the first filter circuit to an antenna and leaving the first resistive circuit unterminated and selecting the fourth configuration for the second filter circuit and connecting the second filter circuit to ground via the second resistive circuit.