IP Library Granted Patent US 12689582
Granted Patent B2
US 12689582 · App. 18/563,785 · Granted Jul 21, 2026

Packet processing method and apparatus, and network device and medium

Inventors: Hao Li (Beijing, CN); Changwang Lin (Beijing, CN)
Assignee: New H3C Technologies Co., Ltd.
H04L45/34H04L45/76
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12689582
App. No.
18/563,785
Granted
Jul 21, 2026
Kind
B2
Abstract

An example method comprises: generating a first packet, wherein a source address in the first packet comprises a network segment, a host segment, and a slice segment that comprises a slice identifier; sending the first packet to a destination node, so that if the destination node, after receiving the first packet, determines according to the network segment and the host segment that the source address in the first packet belongs to a specified slice network segment, the destination node clears the slice segment in the source address, uses the source address whose slice segment has been cleared as a destination address of a second packet, and sends the second packet to the head node; receiving the second packet; and if the destination address is the same as a host address of the head node, delivering the second packet up to a control plane. Thus, the second packet can be correctly delivered up to the control plane.

Claims (29)

1 . A method for processing a packet, which is applied to a head node in a Segment Routing over IPv6 SRv6 network, comprising:

generating a first SRv6 Operations, Administration, and Maintenance OAM packet, wherein a source address in the first SRv6 OAM packet comprises a network segment, a host segment, and a slice segment that comprises a slice identifier;

sending the first SRv6 OAM packet to a destination node, so that if the destination node, after receiving the first SRv6 OAM packet, determines according to the network segment and the host segment that the source address in the first SRv6 OAM packet belongs to a specified slice network segment, the destination node clears the slice segment in the source address, uses the source address whose slice segment has been cleared as a destination address of a second SRv6 OAM packet, and sends the second SRv6 OAM packet to the head node;

receiving the second SRv6 OAM packet that comprises the destination address; and

if the destination address is the same as a host address of the head node, delivering the second SRv6 OAM packet up to a control plane.

2 . The method of claim 1 , wherein, a loopback address of the head node comprises a network segment, a host segment, and a slice segment with slice bits of 0, and the host segment comprised in the loopback address comprises a node identifier of the head node; and generating the first SRv6 OAM packet comprises:

obtaining a slice identifier of a slice to which the head node and the destination node belong, wherein the slice identifier belongs to the specified slice network segment; and

filling the slice identifier in the slice segment of the loopback address to obtain the source address to generate the first SRv6 OAM packet.

3 . The method of claim 2 , wherein, before generating the first SRv6 OAM packet, the method further comprises:

generating a routing advertisement packet that comprises the loopback address; and

sending the routing advertisement packet to a node other than the head node in the SRv6 network, so that the node receiving the routing advertisement packet generates a forwarding entry based on the loopback address.

4 . A network device, which comprises a processor, a communication interface, a memory, and a communication bus, wherein the processor, the communication interface, and the memory are communicated with each other through the communication bus;

the memory is to store computer programs; and

the processor is to implement the method of claim 1 when executing the programs stored on the memory.

5 . A non-transitory computer-readable storage medium which stores computer programs that, when executed by a processor, cause the processor to implement the method of claim 1 .

6 . A method for processing a packet, which is applied to a destination node in a Segment Routing over IPv6 SRv6 network, comprising:

receiving a first SRv6 Operations, Administration, and Maintenance OAM packet from a head node, wherein a source address in the first SRv6 OAM packet comprises a network segment, a host segment, and a slice segment that comprises a slice identifier;

matching the source address in the first SRv6 OAM packet with a specified slice network segment according to the network segment and the host segment;

if the source address in the first SRv6 OAM packet is determined to belong to the specified slice network segment according to the network segment and the host segment, clearing the slice segment in the source address, and using the source address whose slice segment has been cleared as a destination address of a second SRv6 OAM packet; and

sending the second SRv6 OAM packet to the head node.

7 . The method of claim 6 , wherein, clearing the slice segment in the source address comprises:

clearing the slice segment in the source address based on pre-configured slice bit length information.

8 . The method of claim 6 , wherein, before receiving the first SRv6 OAM packet from the head node, the method further comprises:

receiving a routing advertisement packet sent by the head node, wherein the routing advertisement packet comprises a loopback address of the head node, the loopback address comprises a network segment, a host segment, and a slice segment with slice bits of 0, and the host segment comprised in the loopback address comprises a node identifier of the head node; and

generating a forwarding entry based on the loopback address.

9 . A network device, which comprises a processor, a communication interface, a memory, and a communication bus, wherein the processor, the communication interface, and the memory are communicated with each other through the communication bus;

the memory is to store computer programs; and

the processor is to implement the method of claim 6 when executing the programs stored on the memory.

10 . A non-transitory computer-readable storage medium which stores computer programs that, when executed by a processor, cause the processor to implement the method of claim 6 .