IP Library › Granted Patent US 12690093
Granted Patent B2
US 12690093 · App. 18/247,339 · Granted Jul 21, 2026

SSB enhancement for NR CDRX and DRX operation

Inventors: Haitong Sun (Cupertino, CA); Chunhai Yao (Beijing, CN); Chunxuan Ye (San Diego, CA); Dawei Zhang (Saratoga, CA); Hong He (San Jose, CA); Hongbo Yan (Vista, CA); Huaning Niu (San Jose, CA); Oghenekome Oteri (San Diego, CA); Seyed Ali Akbar Fakoorian (San Diego, CA); Shengshan Cui (San Diego, CA); Sigen Ye (San Diego, CA); Wei Zeng (Saratoga, CA); Weidong Yang (San Diego, CA); Yushu Zhang (Beijing, CN)
Assignee: Apple Inc.
H04W76/28H04L5/0023H04L5/0035H04L5/0048
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12690093
App. No.
18/247,339
Granted
Jul 21, 2026
Kind
B2
Abstract

A user equipment (UE) is configured to receive synchronization signal blocks (SSBs) from a wireless network to estimate frequency and timing errors. The UE receives a quasi co-location (QCL) configuration between a synchronization signal block (SSB) and at least one of a further SSB or a tracking reference signal (TRS), receives the SSB and the at least one of the further SSB or the TRS and estimates a frequency and timing error for the SSB by combining, based on the QCL configuration, measurements for the SSB and measurements for the at least one of the further SSB or the TRS.

Claims (23)

1 . One or more processors configured to perform operations comprising:

receiving a system information block (SIB) indicating a quasi co-location (QCL) configuration between a synchronization signal block (SSB) and a tracking reference signal (TRS);

receiving the SSB and the TRS; and

estimating a frequency and timing error for the SSB.

2 . The one or more processors of claim 1 , wherein the SSB and the TRS are transmitted from a same transmit and reception point (TRP).

3 . The one or more processors of claim 1 , wherein the QCL configuration comprises a grouping of SSBs.

4 . The one or more processors of claim 3 , wherein a QCL reference signal source is the SSB.

5 . The one or more processors of claim 3 , wherein consecutive SSBs share the QCL configuration.

6 . The one or more processors of claim 3 , wherein every M SSBs share the QCL configuration.

7 . The one or more processors of claim 1 , wherein the QCL configuration comprises the TRS and one or more SSBs.

8 . The one or more processors of claim 7 , wherein one TRS is mapped to one SSB.

9 . The one or more processors of claim 7 , wherein one TRS is mapped to more than one SSB.

10 . A user equipment (UE), comprising:

a transceiver configured to connect to a base station; and

one or more processors communicatively coupled to the transceiver and configured to perform operations comprising:

receiving a system information block (SIB) indicating a quasi co-location (QCL) configuration between a synchronization signal block (SSB) and a tracking reference signal (TRS);

receiving the SSB and the TRS; and

estimating a frequency and timing error for the SSB.

11 . The UE of claim 10 , wherein the SSB and the TRS are transmitted from a same transmit and reception point (TRP).

12 . The UE of claim 10 , wherein the QCL configuration comprises a grouping of SSBs.

13 . The UE of claim 12 , wherein a QCL reference signal source is the SSB.

14 . The UE of claim 12 , wherein consecutive SSBs share the QCL configuration or every M SSBs share the QCL configuration.

15 . The UE of claim 10 , wherein the QCL configuration comprises the TRS and one or more SSBs, wherein one TRS is mapped to one SSB or one TRS is mapped to more than one SSB.