IP Library › Granted Patent US 12695380

Granted Patent B2

US 12695380 · App. 18/340,128 · Granted Jul 28, 2026

Capacitor cross-coupled level shifter

Inventors: Kishore Peetala (Vizianagaram, IN); Venkateswarlu Ramaswamy T (Bangalore, IN)

Assignee: TEXAS INSTRUMENTS INCORPORATED

H02M3/07 H02M3/073 G05F1/46

View Patent ↗

Loading inventors, assignments & file history…

Monitor This Case

Get email alerts when status or documents change.

Order Certified Copies

Most orders are placed with the USPTO same day — all within 24 business hours.

Order via The Patent Place →

Pre-filled with this patent's details

Quick Facts

Patent No.: US 12695380
App. No.: 18/340,128
Granted: Jul 28, 2026
Kind: B2

External Links

USPTO Patent Center↗ Full Patent PDF↗

Abstract

Described embodiments include a level-shifter circuit having first and second buffers. A second terminal of a first capacitor is coupled to the output of the first buffer. A second terminal of a second capacitor is coupled to the output of the second buffer. A first transistor is coupled between an input voltage terminal and the first terminal of the first capacitor, and has a first control terminal coupled to the first terminal of the second capacitor. A second transistor is coupled between the input voltage terminal and the first terminal of the second capacitor, and has a second control terminal coupled to the first terminal of the first capacitor. An overvoltage discharge circuit is configured to maintain a voltage imbalance between a first voltage across the first capacitor and a second voltage across the second capacitor to within a threshold voltage.

Claims (77)

1 . A level-shifter circuit comprising:

a first buffer having a first buffer input and a first buffer output, wherein the first buffer input is coupled to a first clock source;

a second buffer having a second buffer input and a second buffer output, wherein the second buffer input is coupled to a second clock source;

a first capacitor having first and second capacitor terminals, wherein the second capacitor terminal is coupled to the first buffer output;

a second capacitor having third and fourth capacitor terminals, wherein the fourth capacitor terminal is coupled to the second buffer output;

a first transistor coupled between an input voltage terminal and the first capacitor terminal and having a first control terminal, wherein the first control terminal is coupled to the third capacitor terminal;

a second transistor coupled between the input voltage terminal and the third capacitor terminal and having a second control terminal, wherein the second control terminal is coupled to the first capacitor terminal; and

an overvoltage discharge circuit, wherein the overvoltage discharge circuit includes:

a third transistor coupled to the first capacitor terminal and having a third control terminal, wherein the third control terminal is coupled to the input voltage terminal;

a fourth transistor coupled between the third transistor and a ground terminal and having a fourth control terminal, wherein the fourth control terminal is coupled to the second clock source;

a fifth transistor coupled to the third capacitor terminal and having a fifth control terminal, wherein the fifth control terminal is coupled to the input voltage terminal; and

a sixth transistor coupled between the fifth transistor and the ground terminal and having a sixth control terminal, wherein the sixth control terminal is coupled to the first clock source.

2 . The level-shifter circuit of claim 1 , wherein the first and second transistors are each n-channel field effect transistors (NFETs).

3 . The level-shifter circuit of claim 1 , wherein the first clock source provides a first clock signal to the first buffer input, and the second clock source provides a second clock signal to the second buffer input, in which the first clock signal and the second clock signal are 180 degrees out of phase.

4 . The level-shifter circuit of claim 3 , further comprising:

a first output terminal configured to provide a first output clock signal, wherein the first output clock signal is a level-shifted version of the first clock signal; and

a second output terminal configured to provide a second output clock signal, wherein the second output clock signal is a level-shifted version of the second clock signal.

5 . The level-shifter circuit of claim 4 , wherein a magnitude of voltage level shift of the first output clock signal and the second output clock signal is equal to a voltage of a power supply for the first and second buffers.

6 . The level-shifter circuit of claim 1 , wherein the overvoltage discharge circuit is configured to reduce a voltage imbalance between a first voltage across the first capacitor and a second voltage across the second capacitor to within a threshold voltage responsive to the voltage imbalance exceeding the threshold voltage.

7 . The level-shifter circuit of claim 1 , wherein the first, second, fifth and sixth transistors are each n-channel field effect transistors (NFETs) and the third and fourth transistors are each p-channel field effect transistors (PFETs).

8 . The level-shifter circuit of claim 1 , wherein the level-shifter circuit is included in a charge pump circuit.

9 . The level-shifter circuit of claim 8 , wherein the charge pump circuit is included in a low drop out voltage regulator (LDO).

10 . An apparatus comprising:

a first buffer having a first buffer input, a first buffer output and a first buffer power supply terminal, wherein the first buffer input is coupled to a first clock source, and the first buffer power supply terminal is configured to receive a buffer power supply;

a second buffer having a second buffer input, a second buffer output and a second buffer power supply terminal, wherein the second buffer input is coupled to a second clock source, and the second buffer power supply terminal is configured to receive the buffer power supply;

a first capacitor having first and second capacitor terminals, wherein the second capacitor terminal is coupled to the first buffer output;

a second capacitor having third and fourth capacitor terminals, wherein the fourth capacitor terminal is coupled to the second buffer output;

a circuit configured to reduce a voltage imbalance between a first voltage across the first capacitor and a second voltage across the second capacitor, wherein the circuit includes: a third transistor coupled between the input voltage terminal and the first capacitor terminal and having a third control terminal, wherein the third control terminal is coupled to a bias voltage terminal;

a fourth transistor coupled between the bias voltage terminal and a ground terminal and having a fourth control terminal, wherein the fourth control terminal is coupled to the buffer power supply; and

a fifth transistor coupled between the input voltage terminal and the third capacitor terminal and having a fifth control terminal, wherein the fifth control terminal is coupled to the bias voltage terminal.

11 . The apparatus of claim 10 , wherein the first and second transistors are each p-channel field effect transistors (PFETs).

12 . The apparatus of claim 10 , wherein the first clock source provides a first clock signal to the first buffer input, and the second clock source provides a second clock signal to the second buffer input, in which the first clock signal and the second clock signal are 180 degrees out of phase.

13 . The apparatus of claim 12 , further comprising:

a first output terminal configured to provide a first output clock signal, wherein the first output clock signal is a level-shifted version of the first clock signal; and

a second output terminal configured to provide a second output clock signal, wherein the second output clock signal is a level-shifted version of the second clock signal.

14 . The apparatus of claim 13 , wherein a magnitude of the first output clock signal and the second output clock signal is equal to a voltage difference between a voltage at the input voltage terminal and a voltage of the buffer power supply.

15 . The apparatus of claim 10 , wherein the circuit is configured to reduce the voltage imbalance between the first voltage and the second voltage to within a threshold voltage responsive to the voltage imbalance exceeding the threshold voltage.

16 . The apparatus of claim 10 , further including first and second resistors having an equal resistance, wherein the first resistor is coupled between the input voltage terminal and the bias voltage terminal, and the second resistor is coupled between the fourth transistor and the ground terminal.

17 . The apparatus of claim 16 , wherein the first and second transistors are each p-channel field effect transistors (PFETs), and the third, fourth and fifth transistors are each n-channel field effect transistors (NFETs).

18 . The apparatus of claim 10 , wherein the apparatus is included in a charge pump circuit.

19 . The apparatus of claim 18 , wherein the charge pump circuit is included in a low drop out voltage regulator (LDO).

20 . A level-shifter circuit comprising:

a first buffer having a first buffer input and a first buffer output;

a second buffer having a second buffer input and a second buffer output;

a first capacitor having first and second capacitor terminals, wherein the second capacitor terminal is coupled to the first buffer output;

a second capacitor having third and fourth capacitor terminals, wherein the fourth capacitor terminal is coupled to the second buffer output;

a first circuit coupled to the first capacitor terminal and capable of connecting the first capacitor terminal to a reference terminal responsive to a first transient event at the input voltage terminal; and

a second circuit coupled to the third capacitor terminal and capable of connecting the third capacitor terminal to the reference terminal responsive to a second transient event at the input voltage terminal.

21 . The level-shifter circuit of claim 20 , wherein the first buffer input and the second buffer input are coupled to the reference terminal.

22 . A level-shifter circuit comprising:

a first buffer having a first buffer input and a first buffer output;

a second buffer having a second buffer input and a second buffer output;

a first capacitor having first and second capacitor terminals, wherein the second capacitor terminal is coupled to the first buffer output;

a second capacitor having third and fourth capacitor terminals, wherein the fourth capacitor terminal is coupled to the second buffer output;

a first circuit coupled to the first capacitor terminal and capable of connecting the first capacitor terminal to a power terminal responsive to a first transient event at the input voltage terminal; and

a second circuit coupled to the third capacitor terminal and capable of connecting the third capacitor terminal to the power terminal responsive to a second transient event at the input voltage terminal.

23 . The level-shifter circuit of claim 22 , wherein the first buffer input and the second buffer input are coupled to the power terminal.

24 . A system, comprising:

a power source having a power source terminal;

a load having a load terminal;

a first buffer having a first buffer input and a first buffer output;

a first transistor coupled between the power source terminal and the load terminal and having a first control terminal, wherein the first control terminal is coupled to the first buffer output; and

a level-shifter circuit having a level-shifter input and a level-shifter output, wherein the level-shifter input is coupled to the power source terminal, the level-shifter output is coupled to the first control terminal, and the level-shifter circuit comprising:

a second buffer having a second buffer input and a second buffer output;

a third buffer having a third buffer input and a third buffer output;

a first capacitor having first and second capacitor terminals, wherein the second capacitor terminal is coupled to the second buffer output;

a second capacitor having third and fourth capacitor terminals, wherein the fourth capacitor terminal is coupled to the third buffer output;

a second transistor coupled between an input voltage terminal and the first capacitor terminal and having a second control terminal, wherein the second control terminal is coupled to the third capacitor terminal;

a third transistor coupled between the input voltage terminal and the third capacitor terminal and having a third control terminal, wherein the third control terminal is coupled to the first capacitor terminal;