IP Library Granted Patent US 12695445
Granted Patent B2
US 12695445 · App. 18/582,009 · Granted Jul 28, 2026

Solid-state breaker coordination with downstream electromechanical breakers

Inventors: Hany Habib (Glen Allen, VA); Thomas Anthony Kendzia, III (Rockville, VA); Veerakumar Bose (Henrico, VA)
Assignee: ABB Schweiz AG
H03K17/08116
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12695445
App. No.
18/582,009
Granted
Jul 28, 2026
Kind
B2
Abstract

A solid-state circuit breaker includes an input, an output, a solid-state switch, a protection circuit, and a control circuit. The input is configured to connect to a source. The output is configured to couple with at least a first load via a first electromechanical breaker and a second load via a second electromechanical breaker. The solid-state switch selectively couples the input with the output. The protection circuit is configured to open the solid-state switch in response to the fault current exceeding an overcurrent protection threshold. The control circuit is configured to determine whether an electrical fault is present, and in response to determining that the fault is present, operate the solid-state switch in a pulse conduction mode during the fault to current-limit the fault current to less than the overcurrent protection threshold and enable one of the first and second electromechanical breakers to trip and isolate the fault.

Claims (69)

1 . A solid-state circuit breaker configured to current-limit a fault current during an electrical fault, the solid-state circuit breaker comprising:

an input configured to connect to a source;

an output configured to couple with a first load via a first electromechanical breaker and a second load via a second electromechanical breaker;

a solid-state switch selectively coupling the input with the output;

a protection circuit communicatively coupled with the solid-state switch and configured to open the solid-state switch in response to the fault current exceeding an overcurrent protection threshold for the solid-state switch; and

a control circuit communicatively coupled with the solid-state switch and configured to:

determine whether a current through the solid-state switch reaches a pre-defined current threshold that is less than the overcurrent protection threshold;

in response to determining that the current through the solid-state switch reaches the pre-defined current threshold, operate the solid-state switch in a discontinuous current conduction mode during an electrical fault to current-limit the fault current to less than the pre-defined current threshold for the solid-state switch to prevent the protection circuit from opening the solid-state switch and enable one of the first and second electromechanical breakers to trip and isolate the electrical fault; and

adjust a time during the discontinuous current conduction mode that the current through the solid-state switch is zero based on a type of the first and second electromechanical breakers.

2 . The solid-state circuit breaker of claim 1 , wherein:

the control circuit is further configured to:

determine whether one of the first and second electromechanical breakers have tripped to isolate the electrical fault; and

maintain the solid-state switch closed in response to one of the first and second electromechanical breakers tripping to isolate the electrical fault.

3 . The solid-state circuit breaker of claim 1 , wherein:

the solid-state switch comprises a silicon carbide metal-oxide-semiconductor field-effect transistor (SiC MOSFET).

4 . The solid-state circuit breaker of claim 1 , wherein:

the time during the discontinuous current conduction mode that the current through the solid-state switch is zero is between about five hundred microseconds to about one millisecond.

5 . The solid-state circuit breaker of claim 1 , wherein:

the protection circuit comprises a desaturation detection circuit.

6 . The solid-state circuit breaker of claim 1 , wherein:

the solid-state switch comprises a plurality of solid-state switches coupled in parallel with each other.

7 . A static transfer switch comprising:

the solid-state circuit breaker of claim 1 .

8 . A method operable by a solid-state circuit breaker for current-limiting a fault current during an electrical fault, wherein:

the solid-state circuit breaker comprises:

an input configured to connect to a source;

an output configured to connect to a first load via a first electromechanical breaker and a second load via a second electromechanical breaker;

a solid-state switch selectively coupling the input with the output; and

a protection circuit communicatively coupled with the solid-state switch and configured to open the solid-state switch in response to the fault current exceeding an overcurrent protection threshold for the solid-state switch, and

wherein the method comprises:

determine whether a current through the solid-state switch reaches a pre-defined current threshold that is less than the overcurrent protection threshold;

in response to determining that the current through the solid-state switch reaches the pre-defined current threshold, operate the solid-state switch in a discontinuous current conduction mode during an electrical fault to current-limit the fault current to less than the pre-defined current threshold for the solid-state switch to prevent the protection circuit from opening the solid-state switch and enable one of the first and second electromechanical breakers to trip and isolate the electrical fault; and

adjusting a time during the discontinuous current conduction mode that the current through the solid-state switch is zero based on a type of the first and second electromechanical breakers.

9 . The method of claim 8 , further comprising:

determining whether one of the first and second electromagnetic breakers have tripped to isolate the electrical fault; and

maintain the solid-state switch closed in response to one of the first and second electromechanical breakers tripping to isolate the electrical fault.

10 . The method of claim 8 , wherein:

the solid-state switch comprises a silicon carbide metal-oxide-semiconductor field-effect transistor (SiC MOSFET).

11 . The method of claim 8 , wherein:

the time during the discontinuous current conduction mode that the current through the solid-state switch is zero is between about five hundred microseconds to about one millisecond.

12 . The method of claim 8 , wherein:

the protection circuit comprises a desaturation detection circuit.

13 . The method of claim 8 , wherein:

the solid-state switch comprises a plurality of solid-state switches coupled in parallel with each other.

14 . A static transfer switch configured to current-limit a fault current during an electrical fault, the static transfer switch comprising:

first and second inputs configured to couple with first and second power sources, respectively;

an output configured to couple with at least a first load via a first electromechanical breaker and a second load via a second electromechanical breaker;

first and second power stages configured to conduct electrical power when active, wherein the first power stage is configured to selectively couple the first input with the output, and wherein the second power stage is configured to selectively couple the second input with the output;

at least one protection circuit configured to deactivate one of the first and second power stages in response to the fault current exceeding an overcurrent protection threshold for the first and second power stages; and

a control circuit communicatively coupled with the first and second power stages and configured to:

determine whether a current through the first or second power stages reaches a pre-defined current threshold that is less than the overcurrent protection threshold;

in response to determining that the current through the first or second power stages reaches the pre-defined current threshold, operate one of the first and second power stages in a discontinuous current conduction mode during an electrical fault to current-limit the fault current to less than the pre-defined current threshold for the first and second power stages to prevent the at least one protection circuit from deactivating one of the first and second power stages until one of the first and second electromechanical breakers trips and isolates the electrical fault; and

adjust a time during the discontinuous current conduction mode that the current through one of the first and second power stages is zero based on a type of the first and second electromechanical breakers.

15 . The static transfer switch of claim 14 , wherein:

the control circuit is further configured to:

determine whether one of the first and second electromechanical breakers have tripped to isolate the electrical fault; and

maintain the one of the first and second power stages active in response to one of the first and second electromechanical breakers tripping to isolate the electrical fault.

16 . The static transfer switch of claim 14 , wherein:

the first and second power stages comprise silicon carbide metal-oxide-semiconductor field-effect transistors (SiC MOSFETs).

17 . The static transfer switch of claim 14 , wherein:

the time during the discontinuous current conduction mode that the current through one of the first and second power stages is zero is between about five hundred microseconds to about one millisecond.

18 . The static transfer switch of claim 14 , wherein:

the at least one protection circuit comprises at least one desaturation detection circuit.

19 . The static transfer switch of claim 14 , wherein:

the first and second power stages comprise silicon carbide metal-oxide-semiconductor field-effect transistors (SiC MOSFETs); and

the at least one protection circuit comprises at least one desaturation detection circuit.

20 . The static transfer switch of claim 14 , wherein:

the first and second power stages comprise insulated-gate bipolar transistors (IGBT); and

the at least one protection circuit comprises at least one desaturation detection circuit.