IP Library Granted Patent US 12700473
Granted Patent B2
US 12700473 · App. 18/739,053 · Granted Aug 4, 2026

Magnetic memory device

Inventors: Chia-Hsiang Chen (Hsinchu, TW); Chih-Yang Chang (Hsinchu City, TW); Chia Yu Wang (Hsinchu County, TW); Meng-Chun Shih (Hsinchu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
G11C29/4401G11C29/12005G11C29/12015G11C29/46
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12700473
App. No.
18/739,053
Filed
Jun 10, 2024
Granted
Aug 4, 2026
Kind
B2
Examiner
YANG, HAN
Art Unit
2824
USPC
365/201
Abstract

The present disclosure describes a magnetic memory device. The magnetic memory device includes a magnetic sensing array configured to sense an external magnetic field strength. The magnetic memory device further includes a voltage modulator configured to, in response to the external magnetic field strength being greater than a threshold magnetic field strength, provide a test voltage different from a current write voltage of the magnetic memory device. The magnetic memory device further includes an error check array configured to use the test voltage as a write voltage of the error check array and provide a bit error rate corresponding to the test voltage. The magnetic memory device further includes a control unit configured to adjust, based on the bit error rate being equal to or less than a threshold bit error rate, a write voltage of the magnetic memory device from the current write voltage to the test voltage.

Claims (41)

1 . A method, comprising:

sensing an external magnetic field strength using a magnetic sensing array;

providing a test voltage different from a current write voltage of a magnetic memory device, in response to the external magnetic field strength being greater than a threshold magnetic field strength;

applying the test voltage as a write voltage of an error check array; and

providing a bit error rate corresponding to the test voltage.

2 . The method of claim 1 , further comprising:

sensing the external magnetic field strength based on a flip rate of initial logical values of a plurality of magnetic sensing elements of the magnetic sensing array.

3 . The method of claim 1 , further comprising repeating application of the test voltage between about 2 and about 10000 cycles.

4 . The method of claim 1 , further comprising:

comparing written logical values of a plurality of error check elements with initial logical values of a plurality of error check elements to calculate a bit error rate corresponding to the test voltage.

5 . The method of claim 4 , further comprising:

adjusting the write voltage of the error check array from a current write voltage to the test voltage based on the bit error rate being equal to or less than a threshold bit error rate.

6 . The method of claim 4 , further comprising:

receiving another test voltage from a voltage modulator based on the bit error rate being greater than a threshold bit error rate.

7 . The method of claim 1 , further comprising sensing the external magnetic field strength before a write operation of the magnetic memory device.

8 . The method of claim 1 , further comprising:

sending a read signal to the magnetic sensing array to read logical values modified by an external magnetic field.

9 . A magnetic memory device, comprising:

a magnetic sensing array comprising a plurality of magnetic sensing elements configured to sense an external magnetic field strength based on a flip rate of first initial logical values;

a voltage modulator configured to, in response to the external magnetic field strength being greater than a threshold magnetic field strength, provide a test voltage different from a current write voltage of the magnetic memory device; and

an error check array comprising a plurality of error check elements with second initial logical values, wherein the error check array is configured to:

read the second initial logical values;

write the second initial logical values to the plurality of error check elements using the test voltage as a write voltage; and

compare written logical values of the plurality of error check elements with the second initial logical values to calculate a bit error rate corresponding to the test voltage.

10 . The magnetic memory device of claim 9 , further comprising:

a control device configured to adjust a write voltage of the magnetic memory device from the current write voltage to the test voltage based on the bit error rate being equal to or less than a threshold bit error rate.

11 . The magnetic memory device of claim 9 , further comprising:

a plurality of storage elements, wherein each storage element of the plurality of storage elements comprises a magnetic tunnel junction and one or more transistors.

12 . The magnetic memory device of claim 9 , wherein the plurality of magnetic sensing elements are arranged in one or more magnetic sensing sections, and wherein each magnetic sensing section of the one or more magnetic sensing sections is configured to sense a range of external magnetic field strengths.

13 . The magnetic memory device of claim 9 , wherein the magnetic sensing array comprises a plurality of magnetic sensing data cells, and wherein each magnetic sensing data cell comprises a plurality of magnetic tunneling junctions and a plurality of transistors.

14 . The magnetic memory device of claim 13 , wherein each magnetic tunneling junction of the plurality of magnetic tunneling junctions comprises a non-magnetic layer surrounded by a first magnetic layer and a second magnetic layer.

15 . The magnetic memory device of claim 9 , wherein each magnetic sensing element of the plurality of magnetic sensing elements is circular, oval, triangular, or square shaped.

16 . A magnetic memory device, comprising:

a storage array comprising a plurality of storage elements;

a magnetic sensing array comprising a plurality of magnetic sensing elements, wherein the magnetic sensing array is configured to sense an external magnetic field strength based on a flip rate of initial logical values; and

a voltage modulator configured to, in response to the external magnetic field strength being greater than a threshold magnetic field strength, provide a test voltage different from a current write voltage of the magnetic memory device.

17 . The magnetic memory device of claim 16 , further comprising:

a control device configured to compare a bit error rate to a threshold bit error rate.

18 . The magnetic memory device of claim 16 , wherein each storage element of the plurality of storage elements comprises a magnetic tunnel junction and one or more transistors.

19 . The magnetic memory device of claim 18 , wherein the magnetic tunnel junction is interposed between two metal layers of each storage element.

20 . The magnetic memory device of claim 16 , wherein the plurality of magnetic sensing elements are arranged in one or more magnetic sensing sections, and wherein each magnetic sensing section of the one or more magnetic sensing sections is configured to sense a range of external magnetic field strengths.