IP Library Granted Patent US 12701867
Granted Patent B2
US 12701867 · App. 18/347,993 · Granted Aug 4, 2026

Display device having partial overlap between opening of pixel defining layer and via hole

Inventors: Do Yeong Park (Yongin-si, KR); Ki Hyun Pyo (Yongin-si, KR); Kyung Bae Kim (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H10K59/122G09G3/3233H10K59/131H10K59/38H10K59/873H10K59/8792G09G2300/0842
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12701867
App. No.
18/347,993
Granted
Aug 4, 2026
Kind
B2
Abstract

A display device includes pixels each including an emission area and a non-emission area. Each pixel includes: a driving voltage line; a via layer disposed on the driving voltage line and including a first via hole exposing a first side of the driving voltage line, and a second via hole; a first electrode disposed on the via layer; a pixel defining layer disposed on the first electrode and the via layer and including a first opening formed in the emission area to expose a portion of the first electrode, and a second opening disposed in the non-emission area; an emission layer disposed in the first opening; and a second electrode disposed on the emission layer and the pixel defining layer. The second opening and the first via hole partially overlap each other. The via layer covers a second side of the driving voltage line.

Claims (92)

1 . A display device comprising:

a plurality of pixels including an emission area and a non-emission area, wherein each pixel comprises:

a driving voltage line disposed on a substrate;

a via layer disposed on the driving voltage line, the via layer including:

a first via hole exposing a first driving voltage line edge of the driving voltage line, and

a second via hole spaced apart from the first via hole;

a first electrode disposed on the via layer;

a pixel defining layer disposed on the first electrode and the via layer, the pixel defining layer including:

a first opening disposed in the emission area and exposing a portion of the first electrode, and

a second opening spaced apart from the first opening and disposed in the non-emission area;

an emission layer disposed in the first opening of the pixel defining layer; and

a second electrode disposed on the emission layer and the pixel defining layer,

the second opening of the pixel defining layer and the first via hole of the via layer partially overlap each other in the non-emission area, and

the via layer covers a second driving voltage line edge of the driving voltage line, the second driving voltage line edge being opposite the first driving voltage line edge.

2 . The display device according to claim 1 , wherein a first central point that divides the first via hole of the via layer into two portions is spaced apart from a second central point that divides the second opening of the pixel defining layer into two portions in a direction.

3 . The display device according to claim 2 , wherein

the first opening of the pixel defining layer, the first via hole of the via layer, and the second opening of the pixel defining layer are sequentially disposed in the direction,

the pixel defining layer includes a first edge and a second edge that face each other in the direction and define the first opening between the first edge and the second edge, and a third edge and a fourth edge that face each other in the direction and define the second opening between the third edge and the fourth edge, and

the via layer includes a fifth edge and a sixth edge that face each other in the direction and define the first via hole of the via layer between the fifth edge and the sixth edge.

4 . The display device according to claim 3 , wherein the first edge of the pixel defining layer, the second edge of the pixel defining layer, the third edge of the pixel defining layer, the fourth edge of the pixel defining layer, the fifth edge of the via layer, and the sixth edge of the via layer are spaced apart from each other.

5 . The display device according to claim 4 , wherein the first edge of the pixel defining layer, the second edge of the pixel defining layer, the fifth edge of the via layer, the third edge of the pixel defining layer, the sixth edge of the via layer, and the fourth edge of the pixel defining layer are sequentially disposed in the direction in a plan view.

6 . The display device according to claim 5 , wherein

the fifth edge of the via layer and the third edge of the pixel defining layer are spaced apart from each other by a first distance in the direction in a plan view,

the sixth edge of the via layer and the fourth edge of the pixel defining layer are spaced apart from each other by a second distance in the direction in a plan view, and

the first distance and the second distance are substantially identical to each other.

7 . The display device according to claim 6 , wherein

the second edge of the pixel defining layer and the fifth edge of the via layer are spaced apart from each other by a third distance in the direction in a plan view, and

the third distance is substantially identical to each of the first distance and the second distance.

8 . The display device according to claim 7 , wherein

the third edge of the pixel defining layer and the sixth edge of the via layer are spaced apart from each other by a fourth distance in the direction in a plan view, and

the fourth distance is different from each of the first distance, the second distance, and the third distance.

9 . The display device according to claim 5 , wherein

each pixel further comprises a conductive pattern layer disposed in the first via hole of the via layer and the second opening of the pixel defining layer in the non-emission area, and

the conductive pattern layer is disposed on the first side of the driving voltage line and contacts the driving voltage line.

10 . The display device according to claim 9 , wherein the conductive pattern layer and the first electrode include a same material.

11 . The display device according to claim 10 , wherein

the second electrode contacts the conductive pattern layer in an overlap area where the first via hole of the via layer and the second opening of the pixel defining layer overlap each other, and

the second electrode is electrically connected to the driving voltage line through the conductive pattern layer.

12 . The display device according to claim 1 , wherein the emission layer comprises:

a first layer disposed on the first electrode in the first opening;

a second layer disposed on the first layer; and

a third layer disposed between the second layer and the second electrode, and

the first layer, the second layer, and the third layer are disposed in the first opening.

13 . The display device according to claim 12 , wherein each of the first layer, the second layer, and the third layer is formed in the first opening by an inkjet printing operation.

14 . The display device according to claim 13 , wherein

the first electrode includes an anode,

the first layer includes a hole transport layer,

the second layer includes a light generation layer,

the third layer includes an electron transport layer, and

the second electrode includes a cathode.

15 . The display device according to claim 13 , wherein

the first electrode includes a cathode,

the first layer includes an electron transport layer,

the second layer includes a light generation layer,

the third layer includes a hole transport layer, and

the second electrode includes an anode.

16 . The display device according to claim 1 , wherein

each pixel further comprises a thin-film encapsulation layer disposed on the second electrode,

the thin-film encapsulation layer comprises:

a first encapsulation layer disposed on the second electrode,

a second encapsulation layer disposed on the first encapsulation layer, and

a third encapsulation layer disposed on the second encapsulation layer,

each of the first encapsulation layer and the third encapsulation layer comprises an inorganic layer, and

the second encapsulation layer comprises an organic layer.

17 . The display device according to claim 16 , wherein

each pixel further comprises a color filter layer disposed on the thin-film encapsulation layer,

the color filter layer comprises:

a color filter disposed over the emission layer; and

a light blocking pattern layer disposed adjacent to the color filter and disposed in the non-emission area.

18 . The display device according to claim 1 , wherein the first via hole of the via layer and the second opening of the pixel defining layer extend to the non-emission areas of adjacent pixels.

19 . The display device according to claim 18 , wherein

each pixel further comprises a conductive pattern layer disposed in the first via hole of the via layer and the second opening of the pixel defining layer,

the conductive pattern layer is disposed on the first side of the driving voltage line and contacts the driving voltage line, and

the conductive pattern layer extends to the non-emission areas of the adjacent pixels.

20 . An electronic device comprising:

a substrate including an emission area and a non-emission area;

a driving voltage line disposed in the non-emission area;

a via layer disposed on the driving voltage line, the via layer including:

a first via hole exposing a first driving voltage line edge side of the driving voltage line, and

a second via hole spaced apart from the first via hole;

a first-first electrode, a first-second electrode, and a first-third electrode disposed on the via layer in the emission area and spaced apart from each other;

a pixel defining layer disposed on the first-first electrode, the first-second electrode, and the first-third electrode and the via layer, the pixel defining layer including:

a first opening disposed in the emission area and exposing a portion of each of the first-first electrode, the first-second electrode, and the first-third electrode, and

a second opening spaced apart from the first opening and disposed in the non-emission area;

a first emission layer disposed on the first-first electrode;

a second emission layer disposed on the first-second electrode;

a third emission layer disposed on the first-third electrode; and

a second electrode disposed on the first emission layer, the second emission layer, and the third emission layer and the pixel defining layer, wherein

the first emission layer, the second emission layer, and the third emission layer emit different colors of light,

the second opening of the pixel defining layer and the first via hole of the via layer partially overlap each other in the non-emission area, and

the via layer covers a second driving voltage line edge of the driving voltage line, the second driving voltage line edge being opposite the first driving voltage line edge.

21 . The electronic device according to claim 20 , wherein a first central point that divides the first via hole into two portions is spaced apart from a second central point that divides the second opening into two portions in a direction.