IP Library Granted Patent US 12,702,009
Granted Patent B2
US 12,702,009 · App. 18/111,302 · Granted Aug 4, 2026

Semiconductor device and manufacturing method thereof

Inventor: Ho-Ming Tong (Taipei City, TW)
Assignee: nD-HI Technologies Lab, Inc.
H10W42/20H10B80/00H10W70/05H10W70/095H10W70/635H10W70/685H10W74/01H10W90/00H10W70/093
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,702,009
App. No.
18/111,302
Granted
Aug 4, 2026
Kind
B2
Abstract

A semiconductor device includes a substrate module and a first processor. The substrate module includes a first substrate, a first voltage regulator component and a first grounded Faraday component. The first voltage regulator component is embedded in the first substrate and includes a plurality of surfaces. The first grounded Faraday component is embedded in the first substrate and covers one or more of the surfaces of the first voltage regulator component. The first processor is disposed over the substrate module.

Claims (40)

1 . A semiconductor device, comprising:

a substrate module, comprising:

a first substrate;

a first voltage regulator component embedded in the first substrate and comprising a plurality of surfaces;

a first grounded Faraday component embedded in the first substrate and covering one or more of the surfaces of the first voltage regulator component; and

a first processor disposed over the substrate module;

wherein the first substrate has a recess within which the first voltage regulator component is disposed, the recess extends from an upper surface of the first substrate, the upper surface is high than the first voltage regulator component.

2 . The semiconductor device as claimed in claim 1 , further comprises:

a second substrate over which the first substrate is disposed.

3 . The semiconductor device as claimed in claim 1 , wherein the substrate module further comprises:

a first RDL containing a metal plane formed on a first side of the first substrate and electrically connected with the first voltage regulator component.

4 . The semiconductor device as claimed in claim 3 , wherein the substrate module further comprises:

a second RDL containing a metal plane formed on a second side of the first substrate and electrically connected with the first voltage regulator component; and

a conductive through via formed within the first substrate on one side, two sides, three sides or all four sides of the first voltage regulator component connecting the first RDL with the second RDL.

5 . The semiconductor device as claimed in claim 1 , wherein the first grounded Faraday component is grounded through a ground plane formed in the first substrate which is a fine-line/space substrate.

6 . The semiconductor device as claimed in claim 1 , wherein the substrate module further comprises:

a second voltage regulator component embedded in the first substrate;

wherein the first voltage regulator component and the second voltage regulator component are disposed side by side.

7 . The semiconductor device as claimed in claim 1 , wherein the substrate module further comprises:

a second voltage regulator component embedded in the first substrate;

wherein the first voltage regulator component and the second voltage regulator component are disposed in a thickness direction.

8 . The semiconductor device as claimed in claim 1 , further comprises:

a memory element disposed over the substrate module;

wherein the first processor and the memory element are disposed side by side.

9 . The semiconductor device as claimed in claim 1 , further comprises:

a first memory element disposed over the first processor.

10 . The semiconductor device as claimed in claim 8 , further comprises:

a second processor disposed over the substrate module; and

a second memory element disposed over the second processor;

wherein the first processor and the second processor are disposed side by side.

11 . The semiconductor device as claimed in claim 1 , wherein the first voltage regulator component is disposed within the recess; the substrate module further comprises:

a first encapsulation body formed within the recess and encapsulating the first voltage regulator component; and

the first grounded Faraday component covering the first encapsulation body.

12 . The semiconductor device as claimed in claim 11 , wherein the substrate module further comprises:

a first RDL formed on the first grounded Faraday component.

13 . The semiconductor device as claimed in claim 11 , wherein the substrate module further comprises:

a second voltage regulator component disposed within the recess;

a second encapsulation body formed within the recess and encapsulating the second voltage regulator component, wherein the first encapsulation body and the second encapsulation body are separated by an interval;

a second grounded Faraday component covering the second encapsulation body; and

a metal filling the interval.