IP Library Granted Patent US 12706018
Granted Patent B2
US 12706018 · App. 19/280,554 · Granted Aug 11, 2026

Display device, driving method thereof, and electronic device including the same

Inventors: Sungwon Kim (Yongin-si, KR); Kangnam Kim (Yongin-si, KR); Hyun Soo Lee (Yongin-si, KR); Ji Hun Kim (Yongin-si, KR); Wooseok Choi (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/2092G09G3/006G09G3/3233G09G2300/0842G09G2310/08G09G2320/0233G09G2330/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12706018
App. No.
19/280,554
Granted
Aug 11, 2026
Kind
B2
Abstract

Provided is a display device which may include an i-th pixel which receives a data voltage and a reference voltage in response to an i-th scan signal during a display period, and an (i+1)-th pixel which receives the data voltage and the reference voltage in response to an (i+1)-th scan signal during the display period. The i-th scan signal may be applied to the i-th pixel during first to third periods of a blank period, the (i+1)-th scan signal may be applied to the (i+1)-th pixel during the first period, the i-th pixel may receive a data voltage for sensing and the reference voltage during the first period, and a level of the reference voltage may be changed by the (i+1)-th pixel.

Claims (76)

1 . A display device comprising:

an i-th pixel which is disposed in an i-th row, and during a display period, receives a data voltage and a reference voltage in response to an i-th scan signal; and

an (i+1)-th pixel which is disposed in an (i+1)-th row, and during the display period, receives the data voltage and the reference voltage in response to an (i+1)-th scan signal,

wherein a blank period following the display period includes a first period, a second period, and a third period, wherein the first period, the second period and the third period are continuous,

the i-th scan signal is applied to the i-th pixel during the first to third periods, and the (i+1)-th scan signal is applied to the (i+1)-th pixel during the first period, and

during the first period, the i-th pixel receives a data voltage for sensing and the reference voltage, a level of the reference voltage is changed by the (i+1)-th pixel, and i is a natural number.

2 . The display device of claim 1 , wherein during the display period, the i-th scan signal and the (i+1)-th scan signal are sequentially applied to the i-th pixel and the (i+1)-th pixel, respectively, and the (i+1)-th scan signal at least partially overlaps the i-th scan signal.

3 . The display device of claim 1 , wherein a level of the reference voltage is lowered by the (i+1)-th pixel during the first period.

4 . The display device of claim 1 , wherein the i-th scan signal comprises an i-th write scan signal and an i-th sampling scan signal,

the (i+1)-th scan signal comprises an (i+1)-th write scan signal and an (i+1)-th sampling scan signal, and

the i-th write scan signal is activated during the first and third periods and applied to the i-th pixel, the i-th sampling scan signal is activated during the first to third periods and applied to the i-th pixel, and the (i+1)-th sampling scan signal is activated during the first period and applied to the (i+1)-th pixel.

5 . The display device of claim 4 , wherein during the first period, the i-th pixel receives the data voltage for sensing in response to the i-th write scan signal and receives the reference voltage in response to the i-th sampling scan signal, and

during the first period, the (i+1)-th pixel is connected to a reference line which receives the reference voltage, in response to the (i+1)-th sampling scan signal.

6 . The display device of claim 5 , wherein the (i+1)-th pixel comprises a light-emitting element including an anode and a cathode wherein the anode and the cathode are short-circuited, and

a short-circuit resistance which is formed at a portion of the display device where the short circuit has occurred and is connected to the reference line during the first period.

7 . The display device of claim 6 , wherein during the second period, the i-th write scan signal is deactivated, and

during the second period, a sensing voltage sensed in the i-th pixel according to the data voltage for sensing, the reference voltage, and the short-circuit resistance is output through the reference line.

8 . The display device of claim 4 , wherein the (i+1)-th write scan signal is deactivated during the first to third periods, and the (i+1)-th sampling scan signal is deactivated during the second and third periods.

9 . The display device of claim 4 , wherein during the display period, the i-th write scan signal and the i-th sampling scan signal are applied to the i-th pixel at the same timing,

the i-th pixel receives the data voltage in response to the i-th write scan signal and receives the reference voltage in response to the i-th sampling scan signal,

during the display period, the (i+1)-th write scan signal and the (i+1)-th sampling scan signal are applied to the (i+1)-th pixel at the same timing, and

the (i+1)-th pixel receives the data voltage in response to the (i+1)-th write scan signal and receives the reference voltage in response to the (i+1)-th sampling scan signal.

10 . The display device of claim 4 , further comprising:

a data line which is connected to the i-th and (i+1)-th pixels, receives the data voltage during the display period, receives the data voltage for sensing during the first period, and receives a restoration data voltage during the third period;

a reference line which is connected to the i-th and (i+1)-th pixels and receives the reference voltage during the display period, the first period, and the third period;

an i-th write scan line which is connected to the i-th pixel and receives the i-th write scan signal;

an i-th sampling scan line which is connected to the i-th pixel and receives the i-th sampling scan signal;

an (i+1)-th write scan line which is connected to the (i+1)-th pixel and receives the (i+1)-th write scan signal; and

an (i+1)-th sampling scan line which is connected to the (i+1)-th pixel and receives the (i+1)-th sampling scan signal.

11 . The display device of claim 10 , wherein the i-th pixel comprises:

a first transistor including a first electrode connected to a first power line, a control electrode connected to a first node, and a second electrode connected to a second node;

a second transistor including a first electrode connected to the data line, a second electrode connected to the first node, and a control electrode connected to the i-th write scan line;

a third transistor including a first electrode connected to the reference line, a second electrode connected to the second node, and a control electrode connected to the i-th sampling scan line;

an i-th capacitor including a first electrode connected to the first node and a second electrode connected to the second node; and

an i-th light-emitting element including an anode connected to the second node and a cathode connected to a second power line.

12 . The display device of claim 11 , wherein the (i+1)-th pixel comprises:

a (1-1)-th transistor including a first electrode connected to the first power line, a control electrode connected to a (1-1)-th node, and a second electrode connected to a (2-1)-th node;

a (2-1)-th transistor including a first electrode connected to the data line, a second electrode connected to the (1-1)-th node, and a control electrode connected to the (i+1)-th write scan line;

a (3-1)-th transistor including a first electrode connected to the reference line, a second electrode connected to the (2-1)-th node, and a control electrode connected to the (i+1)-th sampling scan line;

an (i+1)-th capacitor including a first electrode connected to the (1-1)-th node and a second electrode connected to the (2-1)-th node;

an (i+1)-th light-emitting element including an anode connected to the (2-1)-th node and a cathode connected to the second power line; and

short-circuit resistance which is formed since a portion of the anode and a portion of the cathode are short-circuited.

13 . The display device of claim 10 , further comprising a timing controller configured to compensate the data voltage applied to the i-th pixel on the basis of a sensing voltage output through the reference line connected to the i-th pixel during the second period.

14 . The display device of claim 4 , wherein a display-on period comprising the display period and the blank period, and a display-off period before the display-on period are defined,

the display-off period comprises a first sensing period and a second sensing period,

during the first sensing period, the i-th scan signal and the (i+1)-th scan signal are sequentially applied to the i-th pixel and the (i+1)-th pixel, respectively,

the i-th pixel receives a voltage for sensing and the reference voltage in response to the i-th scan signal, and

the (i+1)-th pixel receives the voltage for sensing and the reference voltage in response to the (i+1)-th scan signal.

15 . The display device of claim 14 , wherein the second sensing period comprises a fourth period, a fifth period, a sixth period, a seventh period, an eighth period, and a nineth period, wherein the fourth period, the fifth period, the sixth period, the seventh period, the eighth period, and the nineth period are continuous,

the i-th write scan signal is activated during the fourth and sixth periods of the second sensing period and applied to the i-th pixel, and the i-th sampling scan signal is activated during the fourth to sixth periods of the second sensing period and applied to the i-th pixel,

the (i+1)-th write scan signal is activated during the seventh and nineth periods of the second sensing period and applied to the (i+1)-th pixel, and the (i+1)-th sampling scan signal is activated during the fourth period of the second sensing period and the seventh to nineth periods of the second sensing period and applied to the (i+1)-th pixel, and

the i-th pixel receives the data voltage for sensing and the reference voltage during the fourth period of the second sensing period, the (i+1)-th pixel receives the data voltage for sensing and the reference voltage during the seventh period of the second sensing period, and a level of the reference voltage is lowered by the (i+1)-th pixel during the fourth period of the second sensing period.

16 . A driving method of a display device, the driving method comprising:

applying a data voltage and a reference voltage to an i-th pixel disposed in an i-th row in synchronization with an i-th scan signal during a display period;

applying the data voltage and the reference voltage to an (i+1)-th pixel disposed in an (i+1)-th row in synchronization with an (i+1)-th scan signal during the display period;

applying a data voltage for sensing to the i-th pixel in synchronization with an i-th write scan signal of the i-th scan signal during a first period of a blank period following the display period;

applying the reference voltage to the i-th pixel in synchronization with an i-th sampling scan signal of the i-th scan signal during the first period;

connecting the (i+1)-th pixel to a reference line, which receives the reference voltage, in synchronization with an (i+1)-th sampling scan signal of the (i+1)-th scan signal during the first period; and

outputting, through the reference line, a sensing voltage sensed in the i-th pixel during a second period following the first period, wherein i is a natural number.

17 . The driving method of claim 16 , further comprising compensating the data voltage applied to the i-th pixel on the basis of the sensing voltage output through the reference line.

18 . The driving method of claim 16 , further comprising lowering a level of the reference voltage by the (i+1)-th pixel during the first period,

wherein the (i+1)-th pixel includes a light-emitting element including an anode and a cathode wherein the anode and the cathode are short-circuited, and

a short-circuit resistance which is formed at a portion of the display device where the short circuit has occurred and is connected to the reference line during the first period.

19 . The driving method of claim 16 , further comprising:

applying a restoration data voltage to the i-th pixel in synchronization with the i-th write scan signal during a third period following the second period; and

applying the reference voltage to the i-th pixel in synchronization with the i-th sampling scan signal during the third period.

20 . An electronic device comprising:

a display device providing an image to a user; and

one or more processors configured to process and provide an image signal to the display device,

wherein the display device includes

an i-th pixel which is disposed in an i-th row, and during a display period, receives a data voltage and a reference voltage in response to an i-th scan signal, and

an (i+1)-th pixel which is disposed in an (i+1)-th row, and during the display period, receives the data voltage and the reference voltage in response to an (i+1)-th scan signal,

a blank period following the display period includes a first period, a second period, and a third period, wherein the first period, the second period and the third period are continuous,

the i-th scan signal is applied to the i-th pixel during the first to third periods, and the (i+1)-th scan signal is applied to the (i+1)-th pixel during the first period,

during the first period, the i-th pixel receives a data voltage for sensing and the reference voltage, and during the first period, a level of the reference voltage is lowered by the (i+1)-th pixel, and

during a second period following the first period, a sensing voltage sensed in the i-th pixel is output through a reference line, and i is a natural number.