IP Library Granted Patent US 12707944
Granted Patent B2
US 12707944 · App. 18/024,194 · Granted Aug 11, 2026

Method for manufacturing SOI wafer and SOI wafer

Inventor: Isao Yokokawa (Takasaki, JP)
Assignee: SHIN-ETSU HANDOTAI CO., LTD.
H10P90/1914C23C16/401C23C16/56H10W10/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12707944
App. No.
18/024,194
Granted
Aug 11, 2026
Kind
B2
Abstract

A method for manufacturing an SOI wafer including: a step of forming a silicon oxide film by thermal oxidation on an entire surface of a base wafer containing a dopant; and bonding a main surface of a bond wafer to a first main surface via the silicon oxide film, wherein, prior to the thermal oxidation step, a step of forming a CVD insulator film on a second main surface; and a step of forming, on the first main surface, a barrier silicon layer containing a dopant at a lower concentration than a dopant concentration of the base wafer, and in the thermal oxidation step, the barrier silicon layer is thermally oxidized to produce a barrier silicon oxide film, and in the bonding step, the bond wafer is bonded to the base wafer via the barrier silicon oxide film as a part of the silicon oxide film.

Claims (47)

1 . A method for manufacturing an SOI wafer, at least comprising:

a step of providing a base wafer and a bond wafer, the base wafer comprising a silicon single crystal wafer containing a dopant across the wafer and having a first main surface and a second main surface opposite the first main surface, the bond wafer comprising a silicon single crystal wafer containing a dopant at a lower concentration than a dopant concentration of the base wafer;

a thermal oxidation step of forming a silicon oxide film on an entire surface of the base wafer by thermal oxidation;

a bonding step of bonding one main surface of the bond wafer to the first main surface of the base wafer via the silicon oxide film on the base wafer; and

a thinning step of thinning the bond wafer to form an SOI layer, wherein

the method further comprises, prior to the thermal oxidation step for the base wafer:

a step of forming a CVD insulator film on the second main surface of the base wafer; and

a step of forming a barrier silicon layer on the first main surface of the base wafer, the barrier silicon layer containing a dopant at a lower concentration than the dopant concentration of the base wafer, wherein

in the thermal oxidation step, the barrier silicon layer is thermally oxidized to produce a barrier silicon oxide film as a part of the silicon oxide film, and

in the bonding step, the one main surface of the bond wafer is bonded to the first main surface of the base wafer via the barrier silicon oxide film as a part of the silicon oxide film.

2 . The method for manufacturing an SOI wafer according to claim 1 , further comprising a step of forming a silicon oxide film on an entire surface of the bond wafer prior to the bonding step.

3 . The method for manufacturing an SOI wafer according to claim 2 , further comprising, prior to the bonding step, an ion implantation step of implanting at least one kind of ions selected from a group consisting of hydrogen ion and rare gas ions into the bond wafer to form an ion implanted layer, wherein

in the thinning step, the bond wafer is delaminated with the ion implanted layer used as a delaminating plane to thereby thin the bond wafer to produce the SOI layer.

4 . The method for manufacturing an SOI wafer according to claim 2 , wherein, in the step of forming the CVD insulator film, any one of a CVD oxide film, a CVD nitride film, and a CVD oxynitride film is formed as the CVD insulator film.

5 . The method for manufacturing an SOI wafer according to claim 2 , wherein a wafer with the dopant concentration of 1×10 17 atoms/cm 3 or more is provided as the base wafer.

6 . The method for manufacturing an SOI wafer according to claim 2 , wherein a layer with a dopant concentration of 1×10 16 atoms/cm 3 or less is formed as the barrier silicon layer.

7 . The method for manufacturing an SOI wafer according to claim 2 , wherein

in the thermal oxidation step, thermal oxidation is performed such that a part of the barrier silicon layer remains unoxidized, and

annealing is subsequently applied to diffuse the dopant in the base wafer into a layer of the unoxidized part of the barrier silicon layer.

8 . The method for manufacturing an SOI wafer according to claim 1 , wherein, in the bonding step, a silicon single crystal surface in the one main surface of the bond wafer is directly bonded to a surface of the barrier silicon oxide film of the base wafer.

9 . The method for manufacturing an SOI wafer according to claim 8 , further comprising, prior to the bonding step, an ion implantation step of implanting at least one kind of ions selected from a group consisting of hydrogen ion and rare gas ions into the bond wafer to form an ion implanted layer, wherein

in the thinning step, the bond wafer is delaminated with the ion implanted layer used as a delaminating plane to thereby thin the bond wafer to produce the SOI layer.

10 . The method for manufacturing an SOI wafer according to claim 8 , wherein, in the step of forming the CVD insulator film, any one of a CVD oxide film, a CVD nitride film, and a CVD oxynitride film is formed as the CVD insulator film.

11 . The method for manufacturing an SOI wafer according to claim 8 , wherein a wafer with the dopant concentration of 1×10 17 atoms/cm 3 or more is provided as the base wafer.

12 . The method for manufacturing an SOI wafer according to claim 8 , wherein a layer with a dopant concentration of 1×10 16 atoms/cm 3 or less is formed as the barrier silicon layer.

13 . The method for manufacturing an SOI wafer according to claim 8 , wherein

in the thermal oxidation step, thermal oxidation is performed such that a part of the barrier silicon layer remains unoxidized, and

annealing is subsequently applied to diffuse the dopant in the base wafer into a layer of the unoxidized part of the barrier silicon layer.

14 . The method for manufacturing an SOI wafer according to claim 1 , further comprising, prior to the bonding step, an ion implantation step of implanting at least one kind of ions selected from a group consisting of hydrogen ion and rare gas ions into the bond wafer to form an ion implanted layer, wherein

in the thinning step, the bond wafer is delaminated with the ion implanted layer used as a delaminating plane to thereby thin the bond wafer to produce the SOI layer.

15 . The method for manufacturing an SOI wafer according to claim 1 , wherein, in the step of forming the CVD insulator film, any one of a CVD oxide film, a CVD nitride film, and a CVD oxynitride film is formed as the CVD insulator film.

16 . The method for manufacturing an SOI wafer according to claim 1 , wherein a wafer with the dopant concentration of 1×10 17 atoms/cm 3 or more is provided as the base wafer.

17 . The method for manufacturing an SOI wafer according to claim 1 , wherein a layer with a dopant concentration of 1×10 16 atoms/cm 3 or less is formed as the barrier silicon layer.

18 . The method for manufacturing an SOI wafer according to claim 1 , wherein

in the thermal oxidation step, thermal oxidation is performed such that a part of the barrier silicon layer remains unoxidized, and

annealing is subsequently applied to diffuse the dopant in the base wafer into a layer of the unoxidized part of the barrier silicon layer.

19 . An SOI wafer comprising:

a base wafer;

a buried oxide film; and

an SOI layer bonded to the base wafer via the buried oxide film, wherein

the base wafer comprises a silicon single crystal wafer containing a dopant across the wafer and having a first main surface and a second main surface opposite the first main surface, the first main surface being a bonding surface for bonding to the SOI layer,

a barrier silicon oxide film as at least a part of the buried oxide film is disposed on the first main surface of the base wafer,

a backside silicon oxide film is disposed on the second main surface of the base wafer,

a CVD insulator film is disposed on a surface of the backside silicon oxide film facing away from the base wafer,

the SOI layer comprises a silicon single crystal containing a dopant at a lower concentration than a dopant concentration of the base wafer,

a concentration of a dopant in the barrier silicon oxide film is lower than a concentration of a dopant in the backside silicon oxide film, and

a barrier silicon layer is disposed between the base wafer and the barrier silicon oxide film, and a dopant of a same kind as the dopant contained in the base wafer is diffused in the barrier silicon layer.