IP Library Granted Patent US 12711901
Granted Patent B2
US 12711901 · App. 18/851,985 · Granted Aug 18, 2026

Pixel circuitry, driving method, display substrate, and display device

Inventors: Ning Cong (Beijing, CN); Minghua Xuan (Beijing, CN); Can Zhang (Beijing, CN); Can Wang (Beijing, CN); Jinfei Niu (Beijing, CN); Jiakui Yan (Beijing, CN)
Assignees: BEIJING BOE DISPLAY TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.; Beijing BOE Technology Development Co., Ltd.
G09G3/32G09G2300/043G09G2300/0465G09G2300/0842G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12711901
App. No.
18/851,985
Granted
Aug 18, 2026
Kind
B2
Abstract

The present disclosure provides a pixel circuitry, a driving method, a display substrate, and a display device. The pixel circuitry includes a data write-in circuitry, an energy storage circuitry, a first control circuitry, a second control circuitry, a driving circuitry, and a light-emitting element. The data write-in circuitry writes a data voltage into a first node under the control of a write-in control signal; the first control circuitry controls the first node to be electrically coupled to, or electrically decoupled from, a second node under the control of a light-emission control signal; the second control circuitry controls a first voltage end to be electrically coupled to, or electrically decoupled from, the second node under the control of the light-emission control signal; and the driving circuitry generates a driving current under control of a potential at the second node.

Claims (35)

1 . A pixel circuitry, comprising a data write-in circuitry, an energy storage circuitry, a first control circuitry, a second control circuitry, a driving circuitry, and a light-emitting element, wherein the data write-in circuitry is electrically coupled to a write-in control end, a data line and a first node, and configured to write a data voltage from the data line into the first node under the control of a write-in control signal from the write-in control end;

the energy storage circuitry is electrically coupled to the first node, and configured to maintain a potential at the first node;

the first control circuitry is electrically coupled to a light-emission control end, the first node and a second node, and configured to control the first node to be electrically coupled to, or electrically decoupled from, the second node under the control of a light-emission control signal from the light-emission control end;

the second control circuitry is electrically coupled to the light-emission control end, a first voltage end and the second node, and configured to control the first voltage end to be electrically coupled to, or electrically decoupled from, the second node under the control of the light-emission control signal;

the driving circuitry is electrically coupled to the second node, a second voltage end, and a first electrode of the light-emitting element, and configured to generate a driving current flowing from the second voltage end to the first electrode of the light-emitting element under the control of a potential at the second node; and

a second electrode of the light-emitting element is electrically coupled to a third voltage end.

2 . The pixel circuitry according to claim 1 , wherein the data write-in circuitry comprises a first transistor and a second transistor, and the write-in control end comprises a first write-in control end and a second write-in control end;

a gate electrode of the first transistor is electrically coupled to the first write-in control end, a first electrode of the first transistor is electrically coupled to the data line, and a second electrode of the first transistor is electrically coupled to the first node; and

a gate electrode of the second transistor is electrically coupled to the second write-in control end, a first electrode of the second transistor is electrically coupled to the data line, and a second electrode of the second transistor is electrically coupled to the first node.

3 . The pixel circuitry according to claim 2 , wherein the first transistor is a p-type transistor, and the second transistor is an n-type transistor; or

the first transistor is an n-type transistor, and the second transistor is a p-type transistor.

4 . The pixel circuitry according to claim 3 , wherein the driving circuitry comprises a driving transistor, a gate electrode of the driving transistor is electrically coupled to the second node, a first electrode of the driving transistor is electrically coupled to the second voltage end, and a second electrode of the driving transistor is electrically coupled to the first electrode of the light-emitting element.

5 . The pixel circuitry according to claim 2 , wherein the driving circuitry comprises a driving transistor, a gate electrode of the driving transistor is electrically coupled to the second node, a first electrode of the driving transistor is electrically coupled to the second voltage end, and a second electrode of the driving transistor is electrically coupled to the first electrode of the light-emitting element.

6 . The pixel circuitry according to claim 1 , wherein the first control circuitry comprises a third transistor, and the second control circuitry comprises a fourth transistor;

a gate electrode of the third transistor is electrically coupled to the light-emission control end, a first electrode of the third transistor is electrically coupled to the first node, and a second electrode of the third transistor is electrically coupled to the second node; and

a gate electrode of the fourth transistor is electrically coupled to the light-emission control end, a first electrode of the fourth transistor is electrically coupled to the first voltage end, and a second electrode of the fourth transistor is electrically coupled to the second node.

7 . The pixel circuitry according to claim 6 , wherein the third transistor is a p-type transistor, and the fourth transistor is an n-type transistor; or

the third transistor is an n-type transistor, and the fourth transistor is a p-type transistor.

8 . The pixel circuitry according to claim 7 , wherein the driving circuitry comprises a driving transistor, a gate electrode of the driving transistor is electrically coupled to the second node, a first electrode of the driving transistor is electrically coupled to the second voltage end, and a second electrode of the driving transistor is electrically coupled to the first electrode of the light-emitting element.

9 . The pixel circuitry according to claim 6 , wherein the driving circuitry comprises a driving transistor, a gate electrode of the driving transistor is electrically coupled to the second node, a first electrode of the driving transistor is electrically coupled to the second voltage end, and a second electrode of the driving transistor is electrically coupled to the first electrode of the light-emitting element.

10 . The pixel circuitry according to claim 1 , wherein the energy storage circuitry comprises a storage capacitor, a first end of the storage capacitor is electrically coupled to the first node, and a second end of the storage capacitor is electrically coupled to a direct current voltage end.

11 . The pixel circuitry according to claim 10 , wherein the driving circuitry comprises a driving transistor, a gate electrode of the driving transistor is electrically coupled to the second node, a first electrode of the driving transistor is electrically coupled to the second voltage end, and a second electrode of the driving transistor is electrically coupled to the first electrode of the light-emitting element.

12 . The pixel circuitry according to claim 1 , wherein the driving circuitry comprises a driving transistor, a gate electrode of the driving transistor is electrically coupled to the second node, a first electrode of the driving transistor is electrically coupled to the second voltage end, and a second electrode of the driving transistor is electrically coupled to the first electrode of the light-emitting element.

13 . The pixel circuitry according to claim 12 , wherein the driving transistor is a p-type transistor, and the first voltage end is a first high voltage end; or

the driving transistor is an n-type transistor, and the first voltage end is a first low voltage end.

14 . The pixel circuitry according to claim 1 , wherein the light-emitting element is a silicon-based micro Light-Emitting Diode (Micro LED), and the pixel circuitry is arranged on a silicon substrate.

15 . A driving method for the pixel circuitry according to claim 1 , wherein a display cycle comprises N display time periods, an n th display time period comprises an n th write-in stage and an n th light-emitting stage arranged one after another, where N is an integer greater than 1, and n is a positive integer less than or equal to N,

wherein the driving method comprises:

at the n th write-in stage, writing, by a data write-in circuitry, an n th data voltage from a data line into a first node under the control of a write-in control signal, maintaining, by an energy storage circuitry, a potential at the first node, and controlling, by a second control circuitry, a first voltage end to be electrically coupled to a second node under the control of a light-emission control signal, so as to enable a driving circuitry to be turned off under the control of a potential at the second node; and

at the n th light-emitting stage, controlling, by a first control circuitry, the first node to be electrically coupled to the second node under the control of the light-emission control signal to write the n th data voltage into the second node, and controlling, by the driving circuitry, whether to drive a light-emitting element to emit light in accordance with the n th data voltage.

16 . The driving method according to claim 15 , wherein durations of N light-emitting stages are different from each other.

17 . The driving method according to claim 15 , wherein durations of at least a part of the N light-emitting stages are different from each other.

18 . The driving method according to claim 15 , wherein a duration of the n th light-emitting stage is 2n*t 0 or 2 n *t 0 , where to is a reference light-emitting time.

19 . A display substrate, comprising a silicon substrate, and the pixel circuitry according to claim 1 arranged on the silicon substrate.

20 . A display device, comprising the display substrate according to claim 19 .