IP Library Granted Patent US 12712509
Granted Patent B2
US 12712509 · App. 18/422,366 · Granted Aug 18, 2026

Transients minimization of digital systems due to memory update

Inventors: Dietmar Straeussnigg (Villach, AT); Florian Brame (Villach, AT); David Andrew Russell (Bernareggio, IT)
Assignee: Infineon Technologies AG
H03G3/3026H03G3/3089
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12712509
App. No.
18/422,366
Granted
Aug 18, 2026
Kind
B2
Abstract

A filter includes a delay line; at least one gain component coupled to the delay line; and a summer coupled to the delay line, wherein the at least one gain component includes a first value during a normal mode of operation, and wherein the at least one gain component includes a second value during a transient mode of operation.

Claims (38)

1 . A digital microphone comprising:

a programmable gain amplifier (PGA);

an analog-to-digital converter (ADC) coupled to the PGA;

a digital filter coupled to the ADC, wherein the digital filter comprises at least one gain component; and

a digital gain compensation component coupled between an output of a first delay unit and an input of a second delay unit of the digital filter,

wherein the at least one gain component comprises a first value during a normal mode of operation of the digital microphone, wherein the at least one gain component comprises a second value during a transient mode of operation of the digital microphone, and

wherein the digital filter further comprises:

a delay line including at least the first delay unit and the second delay unit;

at least one gain component coupled to the delay line; and

a summer coupled to the delay line.

2 . The digital microphone of claim 1 , wherein at least the second value comprises a gain value stored in a memory.

3 . The digital microphone of claim 1 , wherein the delay line includes at least a third delay unit.

4 . The digital microphone of claim 1 , wherein the

normal mode of operation comprises a first portion corresponding to a first gain value of an input signal of the filter, and wherein the normal mode of operation comprises a second portion corresponding to a second gain value of the input signal of the filter.

5 . The digital microphone of claim 4 , wherein

the transient mode of operation is interposed between the first portion of the normal mode of operation and the second portion of the normal mode of operation.

6 . The digital microphone of claim 1 , wherein a length of the transient mode of operation comprises a single clock cycle.

7 . The digital microphone of claim 1 , wherein the filter comprises a finite impulse response (FIR) filter.

8 . The digital microphone of claim 1 , wherein the filter comprises an infinite impulse response (IIR) filter.

9 . The digital microphone of claim 1 , wherein the filter comprises a cascaded integrator comb (CIC) filter.

10 . The digital microphone of claim 1 , wherein the filter comprises a wave digital filter (WDF).

11 . A digital microphone comprising:

a programmable gain amplifier (PGA);

an analog-to-digital converter (ADC) coupled to the PGA;

a digital filter coupled to the ADC, wherein the digital filter comprises at least one gain component; and

a digital gain compensation component coupled between an output of a first delay unit and an input of a second delay unit of the digital filter,

wherein the at least one gain component comprises a first value during a normal mode of operation of the digital microphone, and wherein the at least one gain component comprises a second value during a transient mode of operation of the digital microphone.

12 . The digital microphone of claim 11 , wherein the at least one gain component comprises a gain value stored in a memory.

13 . The digital microphone of claim 11 , further comprising a third delay unit.

14 . The digital microphone of claim 11 , wherein the normal mode of operation comprises a first portion corresponding to a first gain value of the digital microphone, and wherein the normal mode of operation comprises a second portion corresponding to a second gain value of the digital microphone.

15 . The digital microphone of claim 14 , wherein the transient mode of operation is interposed between the first portion of the normal mode of operation and the second portion of the normal mode of operation.

16 . A method of operating a digital microphone, the method comprising:

setting at least one gain component coupled between an output of a first delay unit and an input of a second delay unit of a filter of the digital microphone to a first gain value during a normal mode of operation of the digital microphone; and

setting the at least one gain component of the filter of the digital microphone to a second gain value during a transient mode of operation of the digital microphone.

17 . The method of claim 16 , further comprising storing at least the second gain value in a memory.

18 . The method of claim 17 , further comprising updating the memory during the transient mode of operation.

19 . The method of claim 16 , further comprising setting a length of the transient mode of operation to a single clock cycle of the digital microphone.

20 . The method of claim 16 , further comprising initiating the transient mode of operation in response to a change of gain command to the digital microphone.