IP Library Granted Patent US 12712526
Granted Patent B2
US 12712526 · App. 18/197,440 · Granted Aug 18, 2026

Systems, apparatuses, and methods for safe communication and data transmission in high voltage power systems

Inventors: Masud Bolouri-Saransar (Orland Park, IL); William W. Kidd (Shorewood, IL); Walid Balid (Orland Park, IL)
Assignee: Panduit Corp.
H03K3/01H02H1/0007H02J7/80H02J7/933H02J13/1313H02M1/0003H02M1/32H03K4/94H04B3/54
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12712526
App. No.
18/197,440
Granted
Aug 18, 2026
Kind
B2
Abstract

A high voltage pulse power delivery system is provided that includes dedicated safety features including fault detection and fault management. Alongside normal communications cabling, the pulse power delivery system provides remote power over standard multi-conductor cabling without dedicated conduit or separation. This simplifies installation of equipment, increases overall speed of deployment, and significantly reduces cost for deployment. The pulse power delivery system is further configured to transport power through a pulse current waveform.

Claims (23)

1 . A high voltage power delivery system comprising:

a first pulser device configured to transmit a first pulse power signal included in a power transmission line according to a first slot assigned to the first pulser device;

a second pulser device configured to transmit a second pulse power signal included in the power transmission line according to a second slot assigned to the second pulser device, wherein the second pulse power signal is synchronized to the first pulse power signal;

a third pulser device configured to transmit a third pulse power signal included in the power transmission line according to a third slot assigned to the third pulser device, wherein the third pulse power signal is synchronized to the second pulse power signal; and

a master clock configured to be referenced to implement the synchronization between the first pulser, the second pulser, and the third pulser by adding a first phase shift to the second pulse power signal with reference to the second slot and adding a second phase shift to the third pulse power signal with reference to the third slot, wherein the first phase shift and the second phase shift is determined based on a number of pulser devices transmitting on the power transmission line.

2 . The high voltage power delivery system of claim 1 , wherein the first phase shift is determined such that the second pulse power signal is synchronized to be 120 degrees shifted from the first pulse power signal.

3 . The high voltage power delivery system of claim 1 , wherein the second phase shift is determined such that the third pulse power signal is synchronized to be 120 degrees shifted from the second pulse power signal.

4 . The high voltage power delivery system of claim 1 , further comprising:

an RF communication unit configured to:

transmit a data packet stream over the power transmission line; and

apply a bit error correction to the data packet stream as the data packet stream is transmitted over the power transmission line.

5 . A high voltage power delivery system comprising:

an RF communication unit configured to:

transmit a data packet stream over a power transmission line, wherein the data packet stream includes a data packet comprising start bits, address bits, payload data, and error transmission bits, and wherein the transmission line is also configured to transmit a pulse power signal such that the data packet is transmitted to fit within a pulse cycle of the pulse power signal; and

apply a bit error correction to the data packet stream by inserting error correction bits to mirror at least the error transmission bits in the data packet.

6 . The high voltage power delivery system of claim 5 , wherein the bit error correction comprises:

mapping, in the error transmission bits of the data packet included in the data packet stream, an 8-bit word into a 10-bit symbol;

inserting, in the data packet, a mirrored image of the 10-bit symbol in the form of the error correction bits;

parsing the data packet and crossing each 10-bit symbol with its respective mirrored image for error correction; and

remapping each 10-bit symbol back into its 8-bit word to recover the 8-bit word from the data packet.

7 . The high voltage power delivery system of claim 5 , wherein a length of a payload portion in the data packet is adjustable during an ON/OFF interval of the pulse power signal being transmitted on the same transmission line as the data packet stream.

8 . The high voltage power delivery system of claim 5 , wherein a periodic length of the data packet is 3 ms to match the pulse cycle of the pulse power signal.

9 . The high voltage power delivery system of claim 5 , wherein the error transmission bits are further added to mirror the address bits and the payload data.