IP Library Granted Patent US 12712666
Granted Patent B2
US 12712666 · App. 17/838,675 · Granted Aug 18, 2026

Low-density parity-check rate matching in communication systems

Inventors: Xiaogang Chen (Portland, OR); Shlomi Vituri (Tel Aviv, IL); Qinghua Li (San Ramon, CA); Thomas J. Kenney (Portland, OR)
Assignee: Intel Corporation
H04L1/0061H04L1/0071H04L27/36
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12712666
App. No.
17/838,675
Granted
Aug 18, 2026
Kind
B2
Abstract

An apparatus and system for decreasing packet error rate (PER) in a station (STA) are described. The STA determines that an Extremely High Throughput (EHT) physical layer protocol data unit (PPDU) is to be constructed for transmission and that Low-Density Parity-Check (LDPC) encoding is to be used to encode a data field of the EHT PPDU. In response, the STA constructs the EHT PPDU in accordance with a construction constraint of the data field of the EHT PPDU when a LDPC codeword (CW) size 648 is to be used for the data field of the EHT PPDU. The construction constraint includes using bit level interleaving or preventing use of LDPC CW size 648 for a modulation coding scheme (MCS) that is larger than 256 quadrature amplitude modulation (QAM) or 64 QAM or for all QAMs.

Claims (30)

1 . An apparatus for a station (STA), the apparatus comprising:

processing circuitry configured to:

determine that an Extremely High Throughput (EHT) physical layer protocol data unit (PPDU) is to be constructed for transmission;

determine that Low-Density Parity-Check (LDPC) encoding is to be used to encode a data field of the EHT PPDU;

construct the EHT PPDU in accordance with a construction constraint of the data field of the EHT PPDU that is based on a LDPC codeword (CW) size to be used for the data field of the EHT PPDU; and

configure the STA to transmit the EHT PPDU; and

a memory configured to store the EHT PPDU,

wherein, as the construction constraint, in response to a determination that the LDPC encoding is to be used to encode the data field of the EHT PPDU, the processing circuitry is further configured to limit LDPC CW sizes used to construct the data field of the EHT PPDU as the construction constraint, and

wherein the processing circuitry is configured to limit, as the construction constraint, the LDPC CW sizes used to construct the data field of the EHT PPDU to greater than LDPC CW size 648 for a modulation coding scheme (MCS) greater than 256 quadrature amplitude modulation (QAM).

2 . The apparatus of claim 1 , wherein, in response to a determination that LDPC encoding is to be used, the processing circuitry is further configured to limit application of the construction constraint to predetermined modulation coding schemes (MCSs) used for the EHT PPDU.

3 . The apparatus of claim 2 , wherein the predetermined MCSs comprise quadrature amplitude modulations (QAMs) larger than 256QAM.

4 . The apparatus of claim 2 , wherein the predetermined MCSs comprise quadrature amplitude modulations (QAMs) larger than 64QAM.

5 . The apparatus of claim 1 , wherein, as the construction constraint, in response to a determination that the LDPC encoding is to be used to encode the data field of the EHT PPDU, the processing circuitry is further configured to apply bit level interleaving as the construction constraint.

6 . The apparatus of claim 5 , wherein the processing circuitry is configured to apply the bit level interleaving after the LDPC encoding.

7 . The apparatus of claim 5 , wherein the processing circuitry is configured to apply the bit level interleaving immediately subsequent to the LDPC encoding.

8 . The apparatus of claim 5 , wherein the bit level interleaving is performed by a binary convolutionally encoded (BCC) interleaver.

9 . The apparatus of claim 1 , wherein in response to a determination that the LDPC encoding is to be used to encode the data field of the EHT PPDU, the processing circuitry is configured to apply the construction constraint to increase protection of least significant bits (LSBs) of data for the data field of the EHT PPDU dependent on a modulation coding scheme (MCS) used.

10 . A non-transitory computer-readable storage medium that stores instructions for execution by one or more processors of a station (STA), the one or more processors to configure the STA to, when the instructions are executed:

determine that an Extremely High Throughput (EHT) physical layer protocol data unit (PPDU) is to be constructed for transmission;

determine that Low-Density Parity-Check (LDPC) encoding is to be used to encode a data field of the EHT PPDU;

construct the EHT PPDU in accordance with a construction constraint of the data field of the EHT PPDU that is based on a LDPC codeword (CW) size to be used for the data field of the EHT PPDU, wherein, in response to a determination that the LDPC encoding is to be used to encode the data field of the EHT PPDU, the construction constraint limits the LDPC CW sizes used to construct the data field of the EHT PPDU to greater than LDPC CW size 648 for a modulation coding scheme (MCS) greater than 256 quadrature amplitude modulation (QAM); and

configure the STA to transmit the EHT PPDU.

11 . The non-transitory computer-readable storage medium of claim 10 , wherein the instructions, when executed, further configure the STA to limit application of the construction constraint to a modulation coding scheme (MCS) used for the EHT PPDU to larger than a predetermined quadrature amplitude modulation (QAM) selected from a group of QAMS that include 256QAM and 64QAM.

12 . The non-transitory computer-readable storage medium of claim 10 , wherein the instructions, when executed, further configure the STA to apply, as the construction constraint in response to a determination that the LDPC encoding is to be used to encode the data field of the EHT PPDU, bit level interleaving.

13 . The non-transitory computer-readable storage medium of claim 12 , wherein the instructions, when executed, further configure the STA to apply the bit level interleaving immediately subsequent to the LDPC encoding.

14 . A method of decreasing packet error rate (PER) in a station (STA), the method comprising:

determining that an Extremely High Throughput (EHT) physical layer protocol data unit (PPDU) is to be constructed for transmission;

determining that Low-Density Parity-Check (LDPC) encoding is to be used to encode a data field of the EHT PPDU;

constructing the EHT PPDU in accordance with a construction constraint of the data field of the EHT PPDU that is applied in response to determining that a LDPC codeword (CW) size 648 is to be used for the data field of the EHT PPDU and preventing use of LDPC CW size 648 for a modulation coding scheme (MCS) for the EHT PPDU that is larger than 256 quadrature amplitude modulation (QAM); and

transmitting the EHT PPDU.