IP Library Granted Patent US 12713026
Granted Patent B2
US 12713026 · App. 19/065,478 · Granted Aug 18, 2026

Encoder, decoder, encoding method, and decoding method

Inventors: Yusuke Kato (Osaka, JP); Takahiro Nishi (Nara, JP); Tadamasa Toma (Osaka, JP); Kiyofumi Abe (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
H04N19/13H04N19/176H04N19/46H04N19/70H04N19/91
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12713026
App. No.
19/065,478
Granted
Aug 18, 2026
Kind
B2
Abstract

An encoder includes circuitry and memory. In both of a first type of residual coding where an orthogonal transform is applied and a second type of residual coding where the orthogonal transform is skipped, wherein when a restriction on a number of CABAC processes allows CABAC coding of a set of coefficient information flags, the circuitry: encodes the coefficient information flags by CABAC; and otherwise, the circuitry: skips the CABAC encoding of the coefficient information flags; and the circuitry encodes a remainder value of the coefficient with Golomb-Rice code when the coefficient information flags are encoded; and otherwise the circuitry encodes a value of the coefficient with the Golomb-Rice code, wherein in the second type of residual coding, the circuitry encodes absolute value flags each relating to an absolute value of the coefficient after encoding the coefficient information flags and before encoding the remainder value of the coefficient.

Claims (31)

1 . An encoder comprising:

circuitry; and

memory coupled to the circuitry, wherein

in both of a first type of residual coding where an orthogonal transform is applied to a current block and a second type of residual coding where the orthogonal transform is skipped for the current block, wherein a first syntax used for the first type of residual coding is different from a second syntax used for the second type of residual coding,

when a restriction on a number of Context-based Adaptive Binary Arithmetic Coding (CABAC) processes allows CABAC coding of a set of a plurality of coefficient information flags, each coefficient information flag relating to a coefficient included in the current block, the plurality of coefficient information flags including a first flag indicating whether a value of the coefficient is zero or non-zero and a second flag indicating whether the coefficient is an odd number or an even number, the circuitry:

encodes the plurality of coefficient information flags by CABAC; and

when the restriction on the number of CABAC processes does not allow the CABAC coding of the set of the plurality of coefficient information flags, the circuitry:

skips the CABAC encoding of the plurality of coefficient information flags; and

the circuitry encodes a remainder value of the coefficient with Golomb-Rice code when the plurality of coefficient information flags are encoded; and

the circuitry encodes the value of the coefficient with the Golomb-Rice code when the plurality of coefficient information flags are not encoded,

wherein in the second type of residual coding, the circuitry encodes a plurality of absolute value flags, each absolute value flag relating to an absolute value of the coefficient after encoding the plurality of coefficient information flags and before encoding the remainder value of the coefficient.

2 . A decoder comprising:

circuitry; and

memory coupled to the circuitry, wherein

in both of a first type of residual decoding where an inverse orthogonal transform is applied to a current block and a second type of residual decoding where the inverse orthogonal transform is skipped for the current block, wherein a first syntax used for the first type of residual decoding is different from a second syntax used for the second type of residual decoding,

when a restriction on a number of Context-based Adaptive Binary Arithmetic Coding (CABAC) processes allows CABAC decoding of a set of a plurality of coefficient information flags, each coefficient information flag relating to a coefficient included in the current block, the plurality of coefficient information flags including a first flag indicating whether a value of the coefficient is zero or non-zero and a second flag indicating whether the coefficient is an odd number or an even number, the circuitry:

decodes the plurality of coefficient information flags by CABAC decoding; and

when the restriction on the number of CABAC processes does not allow the CABAC decoding of the set of the plurality of coefficient information flags, the circuitry:

skips the CABAC decoding of the plurality of coefficient information flags; and

the circuitry decodes a remainder value of the coefficient with Golomb-Rice decoding when the plurality of coefficient information flags are decoded; and

the circuitry decodes the value of the coefficient with the Golomb-Rice decoding when the plurality of coefficient information flags are not decoded,

wherein in the second type of residual decoding, the circuitry decodes a plurality of absolute value flags, each absolute value flag relating to an absolute value of the coefficient after decoding the plurality of coefficient information flags and before decoding the remainder value of the coefficient.

3 . A non-transitory computer readable medium storing a bitstream, the bitstream including information according to which a decoder performs residual decoding, wherein

in both of a first type of residual decoding where an inverse orthogonal transform is applied to a current block and a second type of residual decoding where the inverse orthogonal transform is skipped for the current block, wherein a first syntax used for the first type of residual decoding is different from a second syntax used for the second type of residual decoding,

when a restriction on a number of Context-based Adaptive Binary Arithmetic Coding (CABAC) processes allows CABAC decoding of a set of a plurality of coefficient information flags, each coefficient information flag relating to a coefficient included in the current block, the plurality of coefficient information flags including a first flag indicating whether a value of the coefficient is zero or non-zero and a second flag indicating whether the coefficient is an odd number or an even number,

the plurality of coefficient information flags are decoded by CABAC decoding; and

when the restriction on the number of CABAC processes does not allow the CABAC decoding of the set of the plurality of coefficient information flags,

the CABAC decoding of the plurality of coefficient information flags are skipped; and

a remainder value of the coefficient is decoded with Golomb-Rice decoding when the plurality of coefficient information flags are decoded; and

the value of the coefficient is decoded with the Golomb-Rice decoding when the plurality of coefficient information flags are not decoded,

wherein in the second type of residual decoding, a plurality of absolute value flags are decoded, each absolute value flag relating to an absolute value of the coefficient, after the plurality of coefficient information flags are decoded and before the remainder value of the coefficient is decoded.