IP Library Granted Patent US 12713520
Granted Patent B2
US 12713520 · App. 18/741,457 · Granted Aug 18, 2026

Wide-band common mode reduction in high speed differential traces

Inventors: Sandor Farkas (Round Rock, TX); Bhyrav Mutnury (Austin, TX)
Assignee: Dell Products L.P.
H05K1/0245H01P5/184H05K1/025H05K2201/09236
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12713520
App. No.
18/741,457
Granted
Aug 18, 2026
Kind
B2
Abstract

A printed circuit board includes a pair of differential signal traces, a first rejection trace between the positive signal trace and the negative signal trace, and a second rejection trace between the positive signal trace and the negative signal trace. The differential signal traces include a positive signal trace and a negative signal trace. The first rejection trace detects a first common mode (CM) signal present on the differential signal traces, and reduces the first CM signal on the differential signal traces. The second rejection trace detects a second CM signal present on the differential signal traces, and reduces the second CM signal on the differential signal traces. The first CM signal is centered at a first frequency, and the second CM signal is centered at a second frequency.

Claims (63)

1 . A printed circuit board, comprising:

a pair of differential signal traces including a positive signal trace and a negative signal trace;

a first rejection trace between the positive signal trace and the negative signal trace, the first rejection trace configured to detect a first common mode (CM) signal present on the differential signal traces and to reduce the first CM signal on the differential signal traces, wherein the first CM signal is centered at a first frequency; and

a second rejection trace between the positive signal trace and the negative signal trace, the second rejection trace configured to detect a second common mode (CM) signal present on the differential signal traces and to reduce the second CM signal on the differential signal traces, wherein the second CM signal is centered at a second frequency.

2 . The printed circuit board of claim 1 , wherein:

the first rejection trace includes a first positive signal directional coupler trace electromagnetically coupled to the positive signal trace and a first negative signal directional coupler trace electromagnetically coupled to the negative signal trace; and

the second rejection trace includes a second positive signal directional coupler trace electromagnetically coupled to the positive signal trace and a second negative signal directional coupler trace electromagnetically coupled to the negative signal trace.

3 . The printed circuit board of claim 2 , wherein:

the first positive signal directional coupler trace and the first negative signal directional coupler trace are configured to detect a first CM noise signal on the differential signal traces, the first CM noise signal being centered at the first frequency; and

the second positive signal directional coupler trace and the second negative signal directional coupler trace are configured to detect a second CM noise signal on the differential signal traces, the second CM noise signal being centered at the second frequency.

4 . The printed circuit board of claim 3 , wherein:

the first positive signal directional coupler trace and the first negative signal directional coupler trace are coupled to a first delay trace; and

the second positive signal directional coupler trace and the second negative signal directional coupler trace are coupled to a second delay trace.

5 . The printed circuit board of claim 4 , wherein:

the first delay trace is configured to provide a first 180 degree phase shift to the first CM noise signal; and

the second delay trace is configured to provide a second 180 degree phase shift to the second CM noise signal.

6 . The printed circuit board of claim 5 , wherein:

the first delay trace is coupled to a first feedback trace; and

the second delay trace is coupled to a second feedback trace.

7 . The printed circuit board of claim 6 , wherein:

the first feedback trace is electromagnetically coupled to the positive signal trace and the negative signal trace; and

the second feedback trace is electromagnetically coupled to the positive signal trace and the negative signal trace.

8 . The printed circuit board of claim 7 , wherein:

the first feedback trace couples the first phase shifted CM noise signal to reduce the first CM signal on the differential signal traces at the first frequency; and

the second feedback trace couples the second phase shifted CM noise signal to reduce the second CM signal on the differential signal traces at the second frequency.

9 . The printed circuit board of claim 1 , wherein the pair of differential traces, and the first and second rejection traces are formed on a surface of the printed circuit board.

10 . The printed circuit board of claim 1 , wherein the pair of differential traces, and the first and second rejection trace are formed on a metal layer between two dielectric layers of the printed circuit board.

11 . A method, comprising:

providing, on a printed circuit board, a pair of differential signal traces including a positive signal trace and a negative signal trace;

providing, between the positive signal trace and the negative signal trace, a first rejection trace;

detecting, by the first rejection trace, a first common mode (CM) signal present on the differential signal traces, wherein the first CM signal is centered at a first frequency;

reducing, by the first rejection trace, the first CM signal on the differential signal traces;

providing, between the positive signal trace and the negative signal trace, a second rejection trace;

detecting, by the second rejection trace, a second common mode (CM) signal present on the differential signal traces, wherein the second CM signal is centered at a second frequency;

reducing, by the second rejection trace, the second CM signal on the differential signal traces.

12 . The method of claim 11 , wherein:

the first rejection trace includes a first positive signal directional coupler trace electromagnetically coupled to the positive signal trace and a first negative signal directional coupler trace electromagnetically coupled to the negative signal trace; and

the second rejection trace includes a second positive signal directional coupler trace electromagnetically coupled to the positive signal trace and a second negative signal directional coupler trace electromagnetically coupled to the negative signal trace.

13 . The method of claim 12 , wherein:

the first positive signal directional coupler trace and the first negative signal directional coupler trace are configured to detect a first CM noise signal on the differential signal traces, the first CM noise signal being centered at the first frequency; and

the second positive signal directional coupler trace and the second negative signal directional coupler trace are configured to detect a second CM noise signal on the differential signal traces, the second CM noise signal being centered at the second frequency.

14 . The method of claim 13 , wherein:

the first positive signal directional coupler trace and the first negative signal directional coupler trace are coupled to a first delay trace; and

the second positive signal directional coupler trace and the second negative signal directional coupler trace are coupled to a second delay trace.

15 . The method of claim 14 , wherein:

the first delay trace is configured to provide a first 180 degree phase shift to the first CM noise signal; and

the second delay trace is configured to provide a second 180 degree phase shift to the second CM noise signal.

16 . The method of claim 15 , wherein:

the first delay trace is coupled to a first feedback trace; and

the second delay trace is coupled to a second feedback trace.

17 . The method of claim 16 , wherein:

the first feedback trace is electromagnetically coupled to the positive signal trace and the negative signal trace; and

the second feedback trace is electromagnetically coupled to the positive signal trace and the negative signal trace.

18 . The method of claim 17 , wherein:

the first feedback trace couples the first phase shifted CM noise signal to reduce the first CM signal on the differential signal traces at the first frequency; and

the second feedback trace couples the second phase shifted CM noise signal to reduce the second CM signal on the differential signal traces at the second frequency.

19 . The method of claim 11 , wherein the pair of differential traces, and the first and second rejection traces are formed on at least one of a surface of the printed circuit board, and on a metal layer between two dielectric layers of the printed circuit board.

20 . A data communication interface, comprising:

a transmitter;

a receiver;

a pair of differential signal traces including a positive signal trace and a negative signal trace;

a first rejection trace between the positive signal trace and the negative signal trace, the first rejection trace configured to detect a first common mode (CM) signal present on the differential signal traces and to reduce the first CM signal on the differential signal traces, wherein the first CM signal is centered at a first frequency; and

a second rejection trace between the positive signal trace and the negative signal trace, the second rejection trace configured to detect a second common mode (CM) signal present on the differential signal traces and to reduce the second CM signal on the differential signal traces, wherein the second CM signal is centered at a second frequency.