IP Library › Granted Patent US 6,963,947
Granted Patent B2
US 6,963,947 · App. 09/908,255 · Granted Nov 8, 2005

Driver supporting bridge method and apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,963,947
App. No.
09/908,255
Filed
Jul 18, 2001
Granted
Nov 8, 2005
Kind
B2
Art Unit
2111
USPC
710/311
Abstract

A methodology by which a host computer can dynamically rebalance PCI-to-PCI bridges to overcome Operating System/BIOS and Chipset limitations in order to allow multiple level PCI buses. This methodology also allows hot-swappable PCI buses to be added and removed without failure. Additionally this method allows for proper I/O resource allocation where previously alliasing preventing this. The present invention overcomes the limitations of an Operating System, such as Windows 2000 and Windows XP, to allow a PCI bus segment to be added by rebalancing the PCI bus tree and resource requirements as needed in order to fit the new PCI bus segment.

Claims (12)

1. A bridge driver adapted to permit communication from a first communication bus to a second communication bus via a bridge, the bridge driver being adapted to rebalance a multi-level PCI bridge based computer system.

2. The bridge driver as specified in claim 1 wherein the first communication bus supports an Intel 8XX chipset.

3. The bridge driver as specified in claim 1 wherein the first communication bus is a PCI bus.

4. The bridge driver as specified in claim 3 wherein the second communication bus is a PCI bus.

5. The bridge driver as specified in claim 1 wherein the bus driver is configured as a lower filter when utilized with a PCMCIA type socket.

6. The bridge driver as specified in claim 5 wherein the bridge driver is adapted to receive PnP requests last from a PnP manager.

7. The bridge driver as specified in claim 1 wherein the bus driver is configured as an upper filter when utilized with a PCI-PCI bridge.

8. The bridge driver as specified in claim 1 wherein the bus driver is configured as a lower filter when utilized with a PCI-PCI bridge having negative decoding.

9. The bridge driver as specified in claim 1 wherein the bus driver is configured as an upper filter and receives PnP messages sent by a PnP manager first, and then passes them to a target bridge.

10. The bridge driver as specified in claim 1 wherein the bridge driver operates, even when receiving interrupts sent by a PCMCIA type socket.

11. The bridge driver as specified in claim 1 wherein the bridge driver operates off a secondary bus run-time of the second communication bus.

12. The bridge driver as specified in claim 1 wherein the bridge driver is hot-swappable.