IP Library Granted Patent US 7,268,724
Granted Patent B1
US 7,268,724 · App. 06/334,832 · Granted Sep 11, 2007

Reduced-error monopulse processor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,268,724
App. No.
06/334,832
Granted
Sep 11, 2007
Kind
B1
Abstract

This monopulse processor provides target position information having an RMS error which is less than that of a conventional monopulse processor. A Σ±jΔ vs. Σ processor is modified to provide a position output signal equal to the smaller in absolute magnitude of the results obtained from the Σ+jΔ vs. Σ and the Σ−jΔ vs. Σ processing. A conventional monopulse processor is modified to provide an output signal having a value equal to Re(Δ/Σ)/[1+|Im(Δ/Σ)|].

Claims (12)

1. In a radar system of the type which derives a phasor sum signal s and a phasor difference signal d in one coordinate and which provides a first signal representative of the tangent of the phase angle between the signal s+jd and said s signal and a second signal representative of the tangent of the phase angle between, said s signal and the signal s−jd, the improvement comprising:

means for comparing said first signal and said second signal to determine which has the smaller absolute magnitude; and

means responsive to said comparator means for providing as the position-designating output signal of said system the one of said first signal and said second signal which has the smaller absolute magnitude.

2. In a radar system of the type which derives a phasor sum signal s and a phasor difference signal d in one coordinate and provides a first signal having a value equal to the real part of d/s and a second signal having a value equal to the imaginary part of d/s, the improvement comprising:

means for rectifying said second signal;

means for supplying a positive, d.c. reference voltage;

means for adding said reference voltage to said rectified second signal to produce a third signal; and

means for dividing said first signal by said third signal to produce a target position-designating signal for said one coordinate.

3. In a radar system of the type which derives a phasor sum signal s and a phasor difference signal d in one coordinate and provides a first signal having a value equal to the real part of d/s (symbolized by Re(d/s)) and a second signal having a value equal to the imaginary part of d/s (symbolized by Im(d/s)), the improvement comprising:

means for determining the absolute value of the imaginary part of d/s (symbolized as |Im(d/s)|);

means for adding one to the absolute value of |Im(d/s)|; and

means for dividing Re(d/s) by [1+|Im(d/s)|] to provide a signal having the value Re(d/s)/[1+|Im(d/s)] as the target position designating signal for that coordinate.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 1997
From: MARTIN MARIETTA CORPORATION
To: LOCKHEED MARTIN CORPORATION
Reel/Frame 008628/0518 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 1994
From: GENERAL ELECTRIC COMPANY
To: MARTIN MARIETTA CORPORATION
Reel/Frame 007046/0736 →
MERGER Recorded Mar 15, 1988
From: R C A CORPORATION, A CORP. OF DE.
To: GENERAL ELECTRIC COMPANY
Reel/Frame 004837/0618 →
ASSIGNMENT OF ASSIGNORS INTEREST. Recorded Dec 23, 1981
From: SHERMAN, SAMUEL M.
To: RCA CORPORATION, A CORP. OF
Reel/Frame 003971/0737 →