IP Library Granted Patent US 7,462,910
Granted Patent B1
US 7,462,910 · App. 09/292,186 · Granted Dec 9, 2008

P-channel trench MOSFET structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,462,910
App. No.
09/292,186
Granted
Dec 9, 2008
Kind
B1
Abstract

A low voltage P-channel power MOSFET using trench technology has an epitaxially deposited constant concentration N channel region adjacent the side walls of a plurality of trenches. The constant concentration channel region is deposited atop a P + substrate and receives P + source regions at the tops of each trench. The source contact is connected to both source and channel regions for a unidirectional conduction device, or only to the source regions for a bidirectional device.

Claims (5)

1. A power MOSFET having reduced on resistance comprising:

a P+ conductivity substrate; an epitaxially deposited N+ conductivity layer deposited atop said P+ substrate to form an epitaxial layer having a substantially uniform concentration of N type dopants throughout its volume; a plurality of spaced stripe trenches having vertical walls extending through said epitaxial layer into said P+ conductivity substrate; a thin gate oxide on said vertical walls and conductive polysilicon with a P type conductivity deposited into said trenches to define a polysilicon gate; P+ concentration source region stripes formed adjacent the walls of each of said trenches and diffused into the top of said epitaxial layer; a plurality of spaced notches extending through said source regions and exposing said epitaxially deposited layer; an N++ region formed in said N+ epitaxially deposited layer at bottom of each notch; a source contact connected to at least said source regions; and a drain contact made of metal and connected to a bottom surface of said substrate, wherein the doping of said N+ epitaxially deposited layer allows reverse voltage to be blocked therein and wherein said source contact extends through said plurality of notches and is connected to each said N++ region.

2. The MOSFET of claim 1 , wherein said epitaxial layer has a resistivity of about 0.17 ohm cm and a thickness of about 2.5 μm.

3. The MOSFET of claim 1 , wherein said substrate is a P + substrate having a resistivity of less than about 0.005 ohm cm.

4. The MOSFET of claim 1 , wherein said substrate is not thicker than 210 μm.

Assignments (1)
CHANGE OF NAME Recorded Jul 23, 2018
From: INTERNATIONAL RECTIFIER CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 046612/0968 →