IP Library Granted Patent US 7,242,382
Granted Patent B2
US 7,242,382 · App. 09/314,750 · Granted Jul 10, 2007

Display device having reduced number of signal lines

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,242,382
App. No.
09/314,750
Granted
Jul 10, 2007
Kind
B2
Abstract

A display device includes a display unit which displays an image, memories which store information regarding control of the display unit, an operation circuit unit which controls the display unit to display the image based on the information stored in the memories, a data bus which connects the memories to an exterior of the display device, and supplies the information to the memories from the exterior of the display device, and an address bus which connects the memories to the exterior of the display device, and supplies address signals for selecting one of the memories.

Claims (12)

1. A display device comprising:

a display unit which displays an image;

a display-data line which supplies data of the image from an exterior to said display unit;

memories which store information for controlling displaying of the data of the image on said display unit, said information being different from said data of the image;

an operation circuit unit which controls said display unit to display the data of the image supplied through said display-data line based on the information stored in said memories;

a data bus which connects each one of said memories to an exterior of said display device, and supplies the information to said memories from the exterior of said display device; and

an address bus which connects said each one of said memories to the exterior of said display device, and supplies address signals for selecting one of said memories such that the information is written to the one of said memories selected by the address signals,

wherein said operation circuit unit includes:

a gate driver which drives gate lines of said display unit; and

a data driver which drives data lines of said display unit, wherein at least one of said gate driver and said data driver operates based on the information stored in said memories,

wherein said memories store pattern data, said data driver operating in accordance with the pattern data stored in said memories to control said display unit to display an image corresponding to the pattern data, and

wherein said operation circuit unit further includes a data-synthesis circuit which combines the pattern data stored in said memories and display data supplied from the exterior of said display device to generate synthesized pattern data, said data driver operating in accordance with the synthesized pattern data to control said display unit to display an image corresponding to the synthesized pattern data.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2005
From: FUJITSU LIMITED
To: SHARP KABUSHIKI KAISHA
Reel/Frame 016345/0210 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2005
From: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
To: FUJITSU LIMITED
Reel/Frame 016345/0310 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2002
From: FUJITSU LIMITED
To: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
Reel/Frame 013552/0107 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 1999
From: MURAKAMI, HIROSHI
To: FUJITSU LIMITED
Reel/Frame 009973/0829 →