IP Library Granted Patent US 7,414,606
Granted Patent B1
US 7,414,606 · App. 09/432,855 · Granted Aug 19, 2008

Method and apparatus for detecting a flat panel display monitor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,414,606
App. No.
09/432,855
Granted
Aug 19, 2008
Kind
B1
Abstract

In a specific embodiment of the present invention, a monitor detect pin associated with a connector for a flat panel display (FPD) is monitored by a detect module. When an external flat panel device is connected, the monitor detect pin is activated. In response to the monitor detect pin being activated, a system interrupt is generated. System software can determine whether to drive FPD. When an external FPD is disconnected, the transmission minimized differential signaling drivers are disabled.

Claims (30)

1. A method for detecting a monitor, the method comprising:

providing display information to a first display;

determining when an external flat panel display becomes available, by monitoring at least one pin of a connector coupled to a flat panel display;

asserting an output signal to indicate the pin is in a first state;

providing an interrupt signal in response to the asserted output signal; and

providing display information to the external flat panel display in response to the interrupt signal.

2. The method of claim 1 further including determining if an interrupt enable signal is activated and if so providing the interrupt signal.

3. The method of claim 1 including determining if a voltage level of the first pin of the connector coupled to flat panel display is in a stable state before asserting the output signal.

4. A system for providing a display image to a flat panel monitor, the system comprising:

a processing module; and

memory operably coupled to the processing module, wherein in the memory stores operational instructions that cause the processing module to:

monitor one pin of a connector coupled to a flat panel display;

assert a output signal to indicate the one pin is in a first state; and

receive the output signal at a display engine.

5. The system of claim 4 wherein the output signal is a system interrupt signal for a general purpose computer.

6. A method for detecting a monitor, the method comprising:

monitoring one pin of a connector coupled to a flat panel display;

asserting an output signal to indicate the one pin is in a first state; and

receiving the output signal at a display engine.

7. The method of claim 6 , wherein the output signal is an interrupt signal.

8. The method of claim 7 , wherein the interrupt signal is a system interrupt for a general purpose computer.

9. The method of claim 6 , further comprising determining if a voltage level of the one pin is in a stable state before asserting the output signal.

10. The method of claim 9 , wherein determining includes the voltage level of the one pin being stable when the input is stable for a predetermined amount of time.

11. The method of claim 10 , wherein the output signal is stored in a register.

12. The method of claim 6 further comprising:

operating in a normal mode of operation prior to monitoring, wherein the one pin is in a second state.

13. The method of claim 6 , wherein the first state is indicative of a flat panel display being coupled to the connector.

14. The method of claim 6 , wherein the first state is indicative of a flat panel display being decoupled from the connector.

15. The method of claim 6 further comprising:

driving the flat panel display from a flat panel display engine in response to asserting the first output signal.

Assignments (6)
QUIT CLAIM ASSIGNMENT Recorded Jun 3, 2020
From: ATI TECHNOLOGIES ULC
To: VANTAGE MICRO LLC
Reel/Frame 052832/0269 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2019
From: ADVANCED MICRO DEVICES, INC.
To: FULLBRITE CAPITAL PARTNERS, LLC
Reel/Frame 051360/0220 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2019
From: VARGA, GABRIEL ZOLTAN
To: ATI INTERNATIONAL, SRL
Reel/Frame 051360/0565 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2019
From: FULLBRITE CAPITAL PARTNERS, LLC
To: VANTAGE MICRO LLC
Reel/Frame 051360/0674 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2009
From: ATI INTERNATIONAL SRL
To: ATI TECHNOLOGIES ULC
Reel/Frame 023574/0593 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 1999
From: WONG, DESMOND E.
To: ATI INTERNATIONAL, SRL
Reel/Frame 010357/0858 →