IP Library Granted Patent US 7,103,769
Granted Patent B1
US 7,103,769 · App. 09/517,884 · Granted Sep 5, 2006

IEEE 1394 link layer chip with “5C” authentication and key exchange accelerator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,103,769
App. No.
09/517,884
Granted
Sep 5, 2006
Kind
B1
Abstract

Authentication and key exchange functions, such as those conforming to the Digital Transmission Licensing Authority's (DTLA) Digital Transmission Content Protection (5C) Specification, are incorporated into a link-layer access device of a conventional processing system. Because of the suitability of IEEE 1394 for transferring audio/video information, these functions are preferably embodied in an IEEE 1394 compatible link-layer access device. The link-layer access device of this invention is configured to support, for example, the elliptic curve multiplication functions of a Diffie-Hellman key exchange process, as well as digital signature generation and digital signature verification. By incorporating the authentication and key exchange functions into a link-layer access device, the system architecture and devices that are commonly used in conventional processing systems can be used, thereby providing an incremental path toward increased protection of copyright material. In a preferred embodiment, the conventional link-layer controller is configured to implement the authentication and key exchange processes, via calls to the link-layer access device to perform the complex mathematical operations, thereby eliminating the need for each application-layer program or device to implement these processes.

Claims (14)

1. An integrated circuit command comprising:

a link layer access device responsive to a controller performing communications between an application device and another device across a communications bus in accordance with a communication protocol; and

a cryptographic accelerator responsive to said controller for performing one or more cryptographic functions other than encryption and decryption.

2. The integrated circuit of claim 1 , wherein the one or more cryptographic functions include at least one of:

calculation of a digital signature,

verification of a digital signature, and

calculation of a cryptographic key item.

3. The integrated circuit of claim 1 , wherein

the link-layer access device includes a multiplication device that is configured to derive a second point on an elliptic curve from a first point on the elliptic curve, based on one or more of the parameters from the controller.

4. The integrated circuit of claim 1 , wherein

the controller is configured to effect an exchanger cryptographic key with an other processing system, and

the one or more cryptographic functions includes calculation of the cryptographic key.

5. The integrated circuit of claim 1 , wherein

commands from the controller include: a basepoint multiply command, a point multiply command, an EC-DSA verify command, and an EC-DSA sign command.

Assignments (9)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 5, 2010
From: NXP B.V.
To: LSI CORPORATION
Reel/Frame 023905/0095 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2008
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.; PHILIPS ELECTRONICS NORTH AMERICA CORP.
To: NXP B.V.
Reel/Frame 020548/0419 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2006
From: PHILIPS ELECTRONICS NORTH AMERICA CORP.
To: NXP B.V.
Reel/Frame 018654/0521 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2000
From: FLEMING, GEORGE; TOLSCH, DON; MURRAY, BRUCE
To: PHILIPS ELECTRONICS NORTH AMERICA CORPORATION
Reel/Frame 010600/0225 →