IP Library Granted Patent US 7,042,874
Granted Patent B1
US 7,042,874 · App. 09/645,875 · Granted May 9, 2006

Digital switching system and method of switching data of same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,042,874
App. No.
09/645,875
Granted
May 9, 2006
Kind
B1
Abstract

A digital switching system includes a multiplexer for multiplexing time slots from a plurality of circuits, a switching memory for storing and switching the multiplexed data for one frame period, switching control equipment for directing the interchange of the time slots stored in the switching memory in response to a switching request from an upper layer controller in a network, and a demultiplexer for demultiplexing into the plurality of circuits the time slot data as read out using address data supplied from the switching control equipment. The switching control equipment includes a control memory unit for writing connection information from the upper layer controller to either a first or a second control memory, and sequentially reading out the stored connection information in read-out order for the switching memory, and a selection unit for selecting read-out from either the first or the second control memory in response to the switching request.

Claims (24)

1. A digital switching system, comprising:

multiplexing means for multiplexing time slots from a first plurality of circuits;

switching memory means for storing and switching data of the time slots from the multiplexing means, for one frame period;

switching control means including a switching correspondence means for directing interchange of the time slots stored in the switching memory means in response to a switching request from a network received through an upper layer controller; and

demultiplexing means for demultiplexing into a second plurality of circuits, time slot data read out of the switching memory means using as addresses data from the switching correspondence means,

the switching correspondence means comprising:

information receiving means for receiving connection information from the upper layer controller;

read-out controlling means for storing the connection information corresponding to before or after switching, received through the information receiving means, to addresses designated by the connection information in one of a first memory means and a second memory means, and for sequentially reading out the stored connection information in read-out order of the switching memory means;

network switching control means for generating a switching signal in synchronization with an internal timing standard in response to the switching request provided by the upper layer controller; and

read-out selection means for selecting read-out from one of the first memory means and the second memory means of the read-out controlling means in response to the switching signal provided by the network switching control means,

wherein with respect to the read-out controlling means, the first memory means and the second memory means are each independently capable of simultaneously writing and reading.

2. A digital switching system according to claim 1 , wherein the network switching control means generates the switching signal to coincide with a beginning of a frame.

3. A digital switching system, comprising:

multiplexing means for multiplexing time slots from a first plurality of circuits;

switching memory means for storing and switching data of the time slots from the multiplexing means, for one frame period;

switching control means including a switching correspondence means for directing interchange of the time slots stored in the switching memory means in response to a switching request from a network received through an upper layer controller; and

demultiplexing means for demultiplexing into a second plurality of circuits, time slot data read out of the switching memory means using as addresses data from the switching correspondence means, wherein the switching correspondence means comprises:

information receiving means for receiving connection information corresponding to before or after switching from the upper layer controller;

network switching control means for generating a switching signal in synchronization with an internal timing standard in response to the switching request provided by the upper layer controller;

working memory means for storing the connection information from the information receiving means, the working memory means reading out as a read-out signal the stored connection information in response to the switching signal from the network switching control means;

read-out selection means for selecting the connection information from one of the working memory means and the information receiving means, and outputting the selected connection information in response to the switching signal from the network switching control means; and

read-out controlling means for storing the connection data outputted by the readout selection means, and for sequentially reading out the stored connection information in read-out order of the switching memory means.

4. A digital switching system according to claim 3 , wherein with respect to the switching correspondence means, the read-out controlling means is capable of simultaneously writing and reading.

5. A digital switching system according to claim 3 , wherein the network switching control means generates the switching signal to coincide with a beginning of a frame.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENT NUMBERS 10342096;10671117; 10716375; 10716376;10795407;10795408; AND 10827591 PREVIOUSLY RECORDED AT REEL: 58314 FRAME: 657. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 29, 2024
From: RAKUTEN, INC.
To: RAKUTEN GROUP, INC.
Reel/Frame 068066/0103 →
CHANGE OF NAME Recorded Dec 6, 2021
From: RAKUTEN, INC.
To: RAKUTEN GROUP, INC.
Reel/Frame 058314/0657 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2013
From: GLOBAL D, LLC.
To: RAKUTEN, INC.
Reel/Frame 031119/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2013
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: GLOBAL D, LLC.
Reel/Frame 031103/0649 →