IP Library Granted Patent US 6,901,111
Granted Patent B2
US 6,901,111 · App. 09/759,857 · Granted May 31, 2005

Interface circuit and method for digital signals

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,901,111
App. No.
09/759,857
Granted
May 31, 2005
Kind
B2
Abstract

An interface circuit ( 100 ) and method for interfacing received digital signals, relative to a first ground potential, for transmission on the bus, relative to a second ground potential. A transformer ( 106 ) passes edges of the received digital signals. A Schmitt trigger ( 110 ) reconstructs signals from the edges of signals passed by the transformer, so as to produce digital signals, for transmission on the bus, relative to the second ground potential. The Schmitt trigger bias points may be set by an oscillators incorporating another Schmitt triggers ( 120 ) located on the same semiconductor die to reduce temperature variability.

Claims (16)

1. An interface circuit for digital signals, comprising:

receiving means for receiving digital signals relative to a first ground potential;

transformer means coupled to the receiving means for passing edges of signals received at the receiving means; and

a first Schmitt trigger coupled to the transformer means for reconstructing signals from the edges of signals passed by the transformer means, so as to produce digital signals relative to a second ground potential; and

a second Schmitt trigger configured as an oscillator and coupled to the first Schmitt trigger, the oscillating second Schmitt trigger setting a single bias point of the first Schmitt trigger so as to reduce the temperature variability thereof.

2. The interface circuit according to claim 1 wherein the second Schmitt trigger biases the DC level of the edge signals between the trigger levels of the first Schmitt trigger.

3. The interface circuit according to claim 1 wherein the first and second Schmitt triggers are located on the same semiconductor die in order to reduce the temperature variability of the interface circuit.

4. An interface circuit for interfacing digital signals to and from a bus, comprising:

first receiving means for receiving digital signals, relative to a first ground potential, for transmission on the bus;

first transformer means coupled to the first receiving means for passing edges of signals received at the first receiving means;

a first Schmitt trigger coupled to the first transformer means for reconstructing signals from the edges of signals passed by the first transformer means, so as to produce digital signals, relative to a second ground potential, for transmission on the bus;

a second Schmitt trigger configured as an oscillator and coupled to the first Schmitt trigger, the oscillating second Schmitt trigger setting a single bias point of the first Schmitt trigger so as to reduce the temperature variability thereof;

second receiving means for receiving digital signals, relative to the second ground potential, from the bus;

second transformer means coupled to the second receiving means for passing edges of signals received at the second receiving means;

a third Schmitt trigger coupled to the second transformer means for reconstructing signals from the edges of signals passed by the second transformer means, so as to produce digital signals, relative to the first ground potential, from the bus; and

a fourth Schmitt trigger configured as an oscillator and coupled to the third Schmitt trigger, the oscillating fourth Schmitt trigger setting a single bias point of the third Schmitt trigger so as to reduce the temperature variability thereof.

Assignments (1)
MERGER Recorded Jun 12, 2014
From: CONTINENTAL TEVES, INC.; TEMIC AUTOMOTIVE OF NORTH AMERICA, INC,
To: CONTINENTAL AUTOMOTIVE SYSTEMS, INC.
Reel/Frame 033135/0185 →