IP Library › Granted Patent US 6,643,840
Granted Patent Utility
US 6,643,840 · Confirmation No. 9265

DESIGNING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT USING LIBRARY STORING MASK PATTERN OF MACRO CIRCUIT AND DESIGNING APPARATUS EXECUTING THE SAME

Inventor: Kouichi Kumagai
Patented Case View Patent ↗ View Publication ↗
⬇ PDF
 Code Description Pages PDF
2003-09-04 IFEE Issue Fee Payment (PTO-85B) 1 View
2001-02-05 TRNA Transmittal of New Application 5 View
2001-02-05 SPEC Specification 27 View
2001-02-05 CLM Claims 8 View
2001-02-05 ABST Abstract 1 View
2001-02-05 DRW Drawings-only black and white line drawings 13 View
2001-02-05 OATH Oath or Declaration filed 2 View
2001-02-05 TRNA Transmittal of New Application 5 View
2001-02-05 SPEC Specification 27 View
2001-02-05 CLM Claims 8 View
2001-02-05 ABST Abstract 1 View
2001-02-05 DRW Drawings-only black and white line drawings 13 View
2001-02-05 OATH Oath or Declaration filed 2 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,643,840
App. No.
09/775,590
Filed
2001-02-05
Granted
2003-11-04
Pub. No.
US20010016934A1
Examiner
LIN, SUN J
Art Unit
2825
PTA
-150 days