IP Library Granted Patent US 6,952,240
Granted Patent B2
US 6,952,240 · App. 09/860,905 · Granted Oct 4, 2005

Image sampling circuit with a blank reference combined with the video input

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,952,240
App. No.
09/860,905
Granted
Oct 4, 2005
Kind
B2
Abstract

A programmable gain amplifier having three separately programmable amplifiers. A programmable transconductance amplifier is followed by a programmable transimpedance amplifier, then a programmable switched capacitor amplifier. In one embodiment, this programmable gain amplifier is implemented in an analog front-end (AFE) circuit. One AFE embodiment provides a coarse pre-gain offset a black reference level sampler, and a fine post-gain offset in the programmable switched capacitor amplifier. In one embodiment, an ADC reference is sampled, and is subtracted directly from the video signal in the switched capacitor amplifier so that the zero level of the video signal is made to correspond to the zero level of the ADC. In another embodiment, a piece-wise linear approximation of an exponential gain function is implemented by programming the transconductance and transimpedance amplifiers to provide exponential jumps in gain, while the switched capacitor amplifier is programmed to interpolate as needed between the exponential gain levels.

Claims (52)

1. A programmable amplifier comprising:

a programmable transconductance amplifier;

a programmable transimpedance amplifier coupled to an output of said programmable transconductance amplifier; and

a programmable switched capacitor amplifier coupled to an output of said programmable transimpedance amplifier.

2. The amplifier of claim 1 wherein said amplifier is in an analog front end for an imaging circuit, and further comprising:

a differential input;

a DC restore circuit coupled to said differential input; and

a black reference sampler circuit having an input coupled to said DC restore circuit and an output coupled to an input of said transconductance amplifier.

3. The amplifier of claim 2 further comprising:

a coarse offset correction input coupled to said black reference sampler circuit; and

a fine offset correction input coupled to said switched capacitor amplifier.

4. The amplifier of claim 1 further comprising:

a gain selection circuit having a user controlled input, and an output connected to gain control elements in said amplifiers, said amplifiers having programmable gains such that, responsive to said selection circuit, multiples of a desired gain are controlled by said transconductance and transimpedance amplifiers, and fine settings of said desired gain between said multiples are controlled by said switched capacitor amplifier.

5. The amplifier of claim 4 wherein:

said gain control elements in said transconductance and transimpedance amplifiers comprise a plurality of resistors switchably connectable in a feedback loop of said amplifiers.

6. The amplifier of claim 1 further comprising:

an analog to digital converter having an input coupled to an output of said switched capacitor amplifier and having a reference voltage;

said switched capacitor amplifier having reference nodes connected to said reference voltage of said analog to digital converter so that a zero level of a signal in said switched capacitor amplifier is matched to a zero level of said input of said analog to digital converter.

7. The circuit of claim 2 wherein said black reference sampler circuit comprises:

a first capacitor coupled on a first line to a first differential output of said DC restore clamp circuit,

a second capacitor coupled on a second line to a second differential output of said DC restore clamp circuit,

a voltage reference, and

first and second switches coupling said voltage reference to said first and second capacitors.

8. The circuit of claim 7 wherein said voltage reference comprises first and second offset programmable voltage references for providing a coarse, pre-gain offset.

9. A programmable amplifier comprising:

a programmable transconductance amplifier;

a programmable transimpedance amplifier coupled to an output of said programmable transconductance amplifier;

a programmable switched capacitor amplifier coupled to an output of said programmable transimpedance amplifier;

a differential input;

a DC restore circuit coupled to said differential input;

a black reference sampler circuit having an input coupled to said DC restore circuit and an output coupled to an input of said transconductance amplifier;

a coarse offset correction input coupled to said black reference sampler circuit; and

a fine offset correction input coupled to said switched capacitor amplifier.

10. A programmable amplifier comprising:

a programmable transconductance amplifier;

a programmable transimpedance amplifier coupled to an output of said programmable transconductance amplifier;

a programmable switched capacitor amplifier coupled to an output of said programmable transimpedance amplifier;

a differential input;

a DC restore circuit coupled to said differential input;

a black reference sampler circuit having an input coupled to said DC restore circuit and an output coupled to an input of said transconductance amplifier; and

a gain selection circuit having a user controlled input, and an output connected to gain control elements in said amplifiers, said amplifiers having programmable gains such that, responsive to said selection circuit, multiples of a desired gain are controlled by said transconductance and transimpedance amplifiers, and fine settings of said desired gain between said multiples are controlled by said switched capacitor amplifier.

11. A programmable amplifier comprising:

a programmable switched capacitor amplifier; and

an analog to digital converter having an input coupled to an output of said switched capacitor amplifier and having a reference voltage;

said switched capacitor amplifier having reference nodes connected to said reference voltage of said analog to digital converter so that a zero level of a signal in said switched capacitor amplifier is matched to a zero level of said input of said analog to digital converter.

12. The programmable amplifier of claim 11 further comprising:

a programmable transconductance amplifier;

a programmable transimpedance amplifier having an input coupled to an output of said programmable transconductance amplifier, and an output coupled to an input of said switched capacitor amplifier.

13. The programmable amplifier of claim 12 further comprising:

a differential input;

a DC restore circuit coupled to said differential input; and

a black reference sampler circuit having an input coupled to said DC restore circuit and an output coupled to an input of said transconductance amplifier.

Assignments (8)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
MERGER AND CHANGE OF NAME Recorded Oct 4, 2017
From: EAGLE ACQUISITION CORPORATION; EXAR CORPORATION; EXAR CORPORATION
To: EXAR CORPORATION
Reel/Frame 044126/0634 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2015
From: STIFEL FINANCIAL CORP.
To: EXAR CORPORATION; CADEKA MICROCIRCUITS, LLC
Reel/Frame 035168/0384 →
SECURITY INTEREST Recorded May 29, 2014
From: EXAR CORPORATION; CADEKA MICROCIRCUITS, LLC
To: STIFEL FINANCIAL CORP.
Reel/Frame 033062/0123 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2001
From: SALCEDO, J. ANTONIO; GOWER, RICHARD L.; HOFFMAN, ERIC G.; AHUJA, BHUPENDRA K.
To: EXAR CORPORATION
Reel/Frame 012125/0349 →