Patent Application
Utility
App. No. 09/871,652
· Confirmation No. 9786
Heterojunction bipolar transistor composed of emitter layer which includes orderly structured layer and disorderly structured layer
Inventor:
Hidenori Shimawaki
Abandoned -- Failure to Respond to an Office Action
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-06-04 | TRNA |
Transmittal of New Application | 2 | View | |
| 2001-06-04 | ADS |
Application Data Sheet | 1 | View | |
| 2001-06-04 | SPEC |
Specification | 26 | View | |
| 2001-06-04 | CLM |
Claims | 8 | View | |
| 2001-06-04 | ABST |
Abstract | 1 | View | |
| 2001-06-04 | DRW |
Drawings-only black and white line drawings | 7 | View | |
| 2001-06-04 | OATH |
Oath or Declaration filed | 2 | View |
Inventors
Hidenori Shimawaki
Tokyo, JAPAN
Attorneys & Agents of Record
Classification
USPC
257/198
Prosecution
- Examiner
- BAUMEISTER, BRADLEY W
- Art Unit
- 2815
- Customer No.
- 466
- Docket No.
- 01USFP620-K.N.
- Confirmation No.
- 9786
Foreign Priority
166188/2000
·
2000-06-02
·
JAPAN
Publication
- Pub. No.
- US20010048120A1
- Pub. Date
- 2001-12-06
No related applications found.
from
NEC CORPORATION
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2003-05-13
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 09/871,652
- Filed
- 2001-06-04
- Pub. No.
- US20010048120A1
- Examiner
- BAUMEISTER, BRADLEY W
- Art Unit
- 2815
External Links