IP Library Granted Patent US 7,031,685
Granted Patent B2
US 7,031,685 · App. 09/900,133 · Granted Apr 18, 2006

Receiver for regenerating a signal wave via digital signal processing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,031,685
App. No.
09/900,133
Granted
Apr 18, 2006
Kind
B2
Abstract

Detection output from a detection circuit 17 is converted to digital detection data D 1 and supplied to an AGC circuit AGCC and a noise clamping circuit NCC that are formed by digital circuits. In the AGC circuit AGCC, a digital low pass filter 19 generates DC voltage data D 2 from the detection data D 1 . A digital divider 20 performs division of the DC voltage data D 2 by the reference detection level data D 3 indicating the detection data level. A digital multiplier multiplies the division results D 4 by the detection data D 1 to generate multiplication data D 5 that is constant irrespective of a variation in the detection data D 1 . In the noise clamping circuit NCC, a digital comparator 23 compares the size of the preset voltage data D 6 and that of the multiplication data D 5 . A selector circuit 24 selectively outputs preset voltage data D 6 or multiplication data D 5 to generate signal wave data D AF .

Claims (34)

1. A receiver comprising:

a variable gain controller for performing variable gain adjustment of detection data generated by detection of a received wave that is frequency-converted to an intermediate frequency signal to the detection data having a constant level via digital signal processing, and

a noise clamping section for performing noise clamping of the detection data having the constant level output from said variable gain controller via digital signal processing;

wherein said variable gain controller comprises:

a digital low pass filter for integrating detection data to generate DC component data,

a digital divider for dividing predetermined first reference data to indicate a detection data level by the DC component data generated by said digital low pass filter, and

a digital multiplier for multiplying division data output from said digital divider via said division by the detection data to generate the detection data having a constant level.

2. A receiver comprising:

a variable gain controller for performing variable gain adjustment of detection data generated by detection of a received wave that is frequency-converted to an intermediate frequency signal to the detection data having a constant level via digital signal processing, and

a noise clamping section for performing noise clamping of the detection data having the constant level output from said variable gain controller via digital signal processing;

wherein said noise clamping section comprises:

a digital comparator for comparing predetermined second reference data to indicate a clamp level with the detection data having a constant level and outputting the comparison results, and

a selector circuit for outputting the detection data having a constant level when the detection data having a constant level is smaller than the second reference data, and outputting the second reference data when the detection data having a constant level is larger than the second reference data.

3. The receiver according to claim 1 , further comprising:

a digital multiplier for multiplying the first reference data by a predetermined scale factor so that the second reference data is generated; and

wherein said noise clamping section comprises a digital comparator for comparing predetermined second reference data to indicate a clamp level with the detection data having a constant level and outputting the comparison results, and a selector circuit for outputting the detection data having a constant level a when the detection data having a constant level is smaller than the second reference data, and outputting the second reference data when the detection data having a constant level is larger than the second reference data.

4. The receiver of claim 2 , wherein the data output from the selector circuit is signal wave data.

5. A receiver comprising:

a frequency converting circuit converting a received signal to an intermediate frequency signal;

a detection circuit generating a detection signal in an audio frequency band from said intermediate frequency signal;

an automatic gain controller circuit performing variable gain adjustment of said detection signal through digital signal processing thereby forming detection data having a constant level: and

a noise clamping circuit performing noise clamping of the constant level detection data through digital signal processing;

wherein said automatic gain controller circuit comprises:

a digital low pass filter for integrating detection data to generate DC component data,

a digital dividing circuit for dividing predetermined first reference data to indicate a detection data level by the DC component data generated by said digital low pass filter, and

a digital multiplier circuit for multiplying division data output from said digital dividing circuit via said division by the detection data to generate the detection data having a constant level.

6. A receiver comprising:

a frequency converting circuit converting a received signal to an intermediate frequency signal;

a detection circuit generating a detection signal in an audio frequency band from said intermediate frequency signal;

an automatic gain controller circuit performing variable gain adjustment of said detection signal through digital signal processing thereby forming detection data having a constant level; and

a noise clamping circuit performing noise clamping of the constant level detection data through digital signal processing;

wherein said noise clamping circuit comprises:

a digital comparator for comparing a predetermined second reference data with the detection data having a constant level and outputting the comparison results, and

a selector circuit for selectively outputting the detection data having a constant level based on the comparison results of the digital comparator.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2001
From: OHASHI, TORU
To: PIONEER CORPORATION
Reel/Frame 011983/0676 →
RIGHT TO RECEIVE ROYALTIES Recorded Oct 4, 1999
From: MICHIGAN MOLECULAR INSTITUTE; DENDRITECH INCORPORATED
To: TOMALIA, DONALD A.
Reel/Frame 010281/0183 →