IP Library Granted Patent US 6,909,460
Granted Patent B2
US 6,909,460 · App. 09/915,015 · Granted Jun 21, 2005

Median-based dark level acquisition for a frame rate clamp

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,909,460
App. No.
09/915,015
Granted
Jun 21, 2005
Kind
B2
Abstract

A circuit for determining the median dark level of an image sensor, the circuit comprises a first circuit for comparing a current pixel value and a cumulative median; a storage element for storing the cumulative median level; and a second circuit which utilizes the first circuit for adjusting the cumulative median based on the current pixel level input for updating the cumulative median dark level.

Claims (13)

1. A circuit for determining median dark level of an image sensor, the circuit comprising:

(a) a first circuit for comparing a current pixel value and a cumulative median;

(b) a storage element for storing the cumulative median level; and

(c) a second circuit which utilizes the first circuit for adjusting the cumulative median based on the current pixel level input for updating the cumulative median dark level.

2. The circuit as in claim 1 , wherein the storage element is a capacitor.

3. The circuit as in claim 2 , wherein the second circuit includes two current sources for adding or subtracting to the median dark level stored on the capacitor.

4. The circuit as in claim 3 , wherein the two current sources can be adjusted to provide coarse control for rapid determination of an approximate median level, or to provide fine control for more accurate determination of the median dark level.

5. The circuit as in claim 3 , wherein the second circuit includes logic circuitry for controlling the current sources.

6. The circuit as in claim 1 , wherein the first circuit is a comparator.

7. The circuit as in claim 1 , wherein the first circuit is either an operational amplifier or a linear circuit.

8. The circuit as in claim 1 , wherein the storage element is a counter or another digital equivalent.

9. The circuit as in claim 8 wherein the second circuit includes a logic circuit for controlling the counter or the digital equivalent for increasing or decreasing the median dark level stored on the counter or the digital equivalent.

10. The circuit as in claim 8 , wherein the counter or digital equivalent includes adjustable increments to provide coarse control for rapid determination of an approximate median level, or to provide fine control for more accurate determination of the median dark level.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2011
From: EASTMAN KODAK COMPANY
To: OMNIVISION TECHNOLOGIES, INC.
Reel/Frame 026227/0213 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2001
From: JOHNSON, BRUCE V.
To: EASTMAN KODAK COMPANY
Reel/Frame 012045/0931 →