Implementation of quantization for SIMD architecture
View Patent ↗A system for improving the speed of the video encoding process by decreasing the number of cycles to perform the quantization. The disclosed system achieves the improvement through use of parallel processor such as one having a Single Instruction, Multiple Data (SIMD) architecture. Concurrent processing during one instruction cycle is accomplished, thereby leading overall to the use of fewer instruction cycles. In the preferred embodiment, an MMX instruction set is used for executing four quantization in parallel. The disclosed system also achieves a higher precision of the quantization during the encoding of video signals with the SIMD architecture by using a larger multiplier and larger shift factor.
1. A system for quantizing coefficients during encoding of video image data using a processor for processing a plurality of elements in parallel, comprising:
a first module for constructing an initial multiplication table and an initial shift table;
a second module for dynamically constructing a group multiplication table and a group shift table by adjusting said initial multiplication table and said initial shift table based on a maximal shift value, said maximal shift value being associated with a minimum quantization value; and
a third module for multiplying said video image data by said group multiplication table for each of said elements in parallel, and for shifting each of said elements in parallel according to said group shift table in order to produce a quantization of said data during said encoding.