IP Library Granted Patent US 6,849,521
Granted Patent B2
US 6,849,521 · App. 09/938,528 · Granted Feb 1, 2005

Method for manufacturing a semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,849,521
App. No.
09/938,528
Granted
Feb 1, 2005
Kind
B2
Abstract

In a semiconductor layer formed on a first insulating film is formed an element isolation groove extending to the first insulating film. Thereafter, a second insulating film is deposited in the element isolation groove by using a vapor deposition method.

Claims (12)

1. A method for manufacturing a semiconductor device, comprising the steps of:

forming, in a semiconductor layer formed on a first insulating film, an element isolation groove extending to the first insulating film;

depositing a second insulating film so as to partially fill the element isolation groove by using a vapor deposition method;

forming an embedded layer on the second insulating film so as to completely fill the element isolation groove; and

forming a third insulating film on the embedded layer,

wherein the step of forming the element isolation groove includes another step of forming at least a pair of element isolation grooves with respect to one element formation region of the semiconductor layer;

in the step of forming the third insulating film, the third insulating film is formed such that the pair of element isolation grooves are continuously covered,

second insulating film and the third insulating film are composed of SiO2

the pair of element isolation grooves sandwich a region other than the element formation region, and

the third insulation region continuously covers the pair of element isolation grooves and the region other than the element formation region in the completed device.

2. The method according to claim 1 , further comprising, between the step of forming the element isolation groove and the step of depositing the second insulating film, the step of forming an oxide film by oxidizing the semiconductor layer at a wall surface of the element isolation groove, wherein the step of depositing the second insulating film includes the step of depositing the second insulating film so as to cover the oxide film.

3. The method according to claim 2 , wherein the oxide film has a thickness of 50 nm or less.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC CORPORATION
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0917 →
CHANGE OF NAME Recorded Mar 18, 2020
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 052184/0943 →