IP Library Patent Application 09940597
Patent Application Utility
App. No. 09/940,597 · Confirmation No. 4878

LOGIC CIRCUIT INCLUDING COMBINED PASS TRANSISTOR AND CMOS CIRCUITS AND A METHOD OF SYNTHESIZING THE LOGIC CIRCUIT

Patent Expired Due to NonPayment of Maintenance Fees Under 37 CFR 1.362 View Patent ↗ View Publication ↗
⬇ PDF
Code Description Pages PDF
2001-08-29 TRNA Transmittal of New Application 3 View
2001-08-29 SPEC Specification 49 View
2001-08-29 CLM Claims 10 View
2001-08-29 ABST Abstract 1 View
2001-08-29 DRW Drawings-only black and white line drawings 16 View
2001-08-29 OATH Oath or Declaration filed 2 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
09/940,597
Filed
2001-08-29
Granted
2002-08-13
Pub. No.
US20020057109A1
Examiner
HOANG, HUAN
Art Unit
2818
PTA
-30 days