IP Library Granted Patent US 6,894,723
Granted Patent B1
US 6,894,723 · App. 09/960,166 · Granted May 17, 2005

Ranking-based automatic dark compensation circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,894,723
App. No.
09/960,166
Granted
May 17, 2005
Kind
B1
Abstract

A ranking-based automatic dark compensation circuit for efficiently estimating dark level in a CCD or CMOS image sensor. The ranking circuit comprises of k staggered comparators, each comparator having an associated temporary result register. Each comparator having two inputs, with the first input coupled to an output of the previous stage comparator and the second input coupled to its associated temporary result register. The temporary results are initialized to the largest possible dark value. At each stage, a comparison is made of a new input sample to a stored value of the temporary register. If the new sample is greater than the value of the associated temporary register, the value in temporary register is not changed and the new sample is passed to the next comparator. Conversely, if the new sample is smaller, then that new sample is stored into the temporary register, while the original temporary result is passed to the next comparator. The temporary result of the last stage is the final estimated dark level output.

Claims (17)

1. A ranking-based dark compensation circuit comprising:

a set of comparators, wherein each comparator is coupled to an associated temporary result register, each comparator comprising a first input and a second input, the first coupled to receive an incoming sample and the second input coupled to an output of the associated temporary register to receive a value stored in the associated temporary register, and each comparator compares the incoming sample with the stored temporary register value; and

if the value of the sample is greater than the value of the temporary register, then provides that sample to a next comparator or, if there is no next comparator, to a discard area; and

if the value of the sample is less than the value of the temporary register, then stores that sample in the temporary register and provides the original value of the temporary register to a next comparator or, if there is no next comparator, to a discard area; and an output value stored in the kth temporary result register.

2. The circuit of claim 1 additionally comprising a global reset line.

3. The circuit of claim 1 wherein the number of samples and the number of comparators are variable.

4. A ranking-based automatic dark compensation method for a dark compensation circuit comprising a set of k numbered comparators, comprising the steps of:

initializing a set of temporary result registers with a maximum dark value;

providing a sequence of samples to the set of k comparators, wherein each comparator is coupled to an associated temporary result register, and each comparator executes the following steps:

comparing the sample to the value of the associated temporary result register, wherein

if the value of the sample is greater than the value in the temporary register, then providing that sample to a next comparator;

if the value of the sample is less than the value in the temporary register, then storing that sample value in the temporary register and providing the original value of the temporary register to a next comparator;

discarding the values that output the kth comparator; and

providing a dark compensation value output in the kth temporary register as an output of the dark compensation circuit.

5. The method of claim 4 comprising the additional step of resetting

the entire circuit by means of a global reset line.

6. The method of claim 4 wherein the number of samples and the number of comparators are variable.

Assignments (13)
MERGER Recorded Jul 22, 2011
From: CROSSTEK CAPITAL, LLC
To: INTELLECTUAL VENTURES II LLC
Reel/Frame 026637/0632 →
PARTIAL RELEASE OF SECURITY INTEREST Recorded Aug 10, 2009
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE
To: MAGNACHIP SEMICONDUCTOR, LTD.
Reel/Frame 023075/0054 →
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded May 30, 2009
From: UBS AG, STAMFORD BRANCH, AS COLLATERAL AGENT
To: MAGNACHIP SEMICONDUCTOR, INC. (FORMERLY KNOWN AS IC MEDIA CORPORATION)
Reel/Frame 022746/0963 →
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded May 30, 2009
From: THE BANK OF NEW YORK MELLON
To: MAGNACHIP SEMICONDUCTOR, INC. (FORMERLY KNOWN AS IC MEDIA CORPORATION)
Reel/Frame 022746/0971 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 30, 2009
From: MAGNACHIP SEMICONDUCTOR, LTD.
To: CROSSTEK CAPITAL, LLC
Reel/Frame 022764/0270 →
NUNC PRO TUNC ASSIGNMENT Recorded May 27, 2009
From: MAGNACHIP SEMICONDUCTOR INC.
To: MAGNACHIP SEMICONDUCTOR LTD.
Reel/Frame 022732/0296 →
AFTER-ACQUIRED INTELLECTUAL PROPERTY KUN-PLEDGE AGREEMENT Recorded Feb 18, 2009
From: MAGNACHIP SEMICONDUCTOR, LTD.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE
Reel/Frame 022277/0133 →
INTERSUBSIDIARY ASSET TRANSFER AGREEMENT Recorded Feb 28, 2007
From: MAGNACHIP SEMICONDUCTOR INC.
To: MAGNACHIP SEMICONDUCTOR LTD.
Reel/Frame 018943/0886 →
MERGER Recorded Aug 8, 2006
From: IC MEDIA CORPORATION
To: MAGNACHIP SEMICONDUCTOR, INC.
Reel/Frame 018061/0910 →
CHANGE OF NAME Recorded Dec 1, 2005
From: IC MEDIA CORPORATION
To: MAGNACHIP SEMICONDUCTOR, INC.
Reel/Frame 017344/0427 →
SECURITY INTEREST Recorded Sep 6, 2005
From: IC MEDIA CORPORATION
To: BANK OF NEW YORK, THE
Reel/Frame 016500/0697 →
SECURITY AGREEMENT Recorded Sep 6, 2005
From: IC MEDIA CORPORATION
To: UBS AG, STAMFORD BRANCH
Reel/Frame 016522/0420 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2001
From: LI, CHUNG-CHI JIM
To: IC MEDIA CORPORATION
Reel/Frame 012196/0603 →