IP Library Granted Patent US 7,084,840
Granted Patent B2
US 7,084,840 · App. 09/970,992 · Granted Aug 1, 2006

Liquid crystal display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,084,840
App. No.
09/970,992
Granted
Aug 1, 2006
Kind
B2
Abstract

Disclosed is a liquid crystal display device in which printed circuit board (PCB) modules are suitably arranged to form a large screen with high resolution. The liquid crystal display device includes first and second main PCBs for driving a dual bank type liquid crystal panel, the first main PCB having a timing controller for processing external odd input signals to generate driving signals, and sending part of the driving signals to a corresponding source driver PCB, so as to generate video signals to be supplied to the odd pixels of the liquid crystal panel; and the second main PCB having a timing controller for processing external even input signals to generate driving signals, and sending part of the driving signals to a corresponding source driver PCB, so as to generate video signals to be supplied to the even pixels of the liquid crystal panel. According to the present invention, two source driver PCBs are used to supply video data to the upper part and the lower part of the liquid crystal panel, respectively, and thereby to reduce signal delay and distortion in driving the dual bank type liquid crystal display device for a large screen with high resolution, thus solving the problems of coupling between signals more deviating from the tolerance range with an increased frequency, noise, and EMI.

Claims (22)

1. A liquid crystal display (LCD), comprising:

a display panel having a plurality of pixels divided into a first pixel group and a second pixel group;

a first main printed circuit board (PCB) having a first timing controller receiving a first input signal and generating a first driving signal;

a first source driver PCB receiving the first driving signal from the first main PCB and generating and supplying a first signal to the first pixel group;

a second main PCB having a second timing controller receiving a second input signal and generating a second driving signal; and

a second source driver PCB receiving the second driving signal from the second main PCB and generating and supplying a second signal to the second pixel group.

2. The LCD of claim 1 , wherein the first input signal and the second input signal include low-voltage data signals (LVDS).

3. The LCD of claim 1 , further comprising a gate driver PCB receiving a third driving signal and generating and supplying a third signal to the plurality of pixels,

wherein either the first main PCB or the second main PCB receives a third input signal and generates and supplies the third driving signal to the gate driver PCB.

4. The LCD of claim 1 , wherein the first pixel group comprises the pixels arranged on odd columns and the second pixel group comprises the pixels arranged on even columns.

5. The LCD of claim 1 , wherein one of the first main PCB or the second main PCB receives both the first input signal and the second input signal and supplies one of the first input signal and the second input signal to the other one of the first main PCB or the second main PCB.

6. A liquid crystal display (LCD), comprising:

a plurality of pixels divided into a first pixel group and a second pixel group;

a first signal controller receiving first input signals for the first pixel group and generating first video signals and first driving signals;

a second signal controller receiving second input signals for the second pixel group and generating second video signals and second driving signals;

a first source driver receiving the first video signals and the first driving signals from the first signal controller and supplying the first video signals to the first pixel group according to the first driving signals;

a second source driver receiving the second video signals and the second driving signals from the second signal controller and supplying the second video signals to the second pixel group according to the second driving signals; and

a gate driver receiving third driving signals for scanning the pixels from one of the first signal controller and the second signal controller.

7. The LCD of claim 6 , wherein the second signal controller receives the second input signals from the first signal controller.

8. The LCD of claim 6 , wherein the first signal controller and the second signal controller are provided on respective main printed circuit boards (PCBs), and the first source driver and the second source driver are provided on respective source PCBs.

9. The LCD of claim 8 , further comprising a gate driver provided on a gate PCB and receiving third driving signals for scanning the pixels from one of the first signal controller and the second signal controller.

10. The LCD of claim 6 , wherein the first signal controller and the second signal controller are separated from each other.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029015/0912 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2001
From: MOON, SEUNG-HWAN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 012239/0903 →