IP Library › Granted Patent US 6,583,066
Granted Patent Utility
US 6,583,066 · Confirmation No. 5258

METHODS FOR FABRICATING A SEMICONDUCTOR CHIP HAVING CMOS DEVICES AND FIELDLESS ARRAY

Patented Case View Patent ↗ View Publication ↗
⬇ PDF
 Code Description Pages PDF
2001-10-15 TRNA Transmittal of New Application 2 View
2001-10-15 ADS Application Data Sheet 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 SPEC Specification 3 View
2001-10-15 CLM Claims 1 View
2001-10-15 ABST Abstract 1 View
2001-10-15 DRW Drawings-only black and white line drawings 3 View
2001-10-15 DRW Drawings-only black and white line drawings 3 View
2001-10-15 DRW Drawings-only black and white line drawings 3 View
2001-10-15 DRW Drawings-only black and white line drawings 3 View
2001-10-15 OATH Oath or Declaration filed 3 View
2001-10-15 OATH Oath or Declaration filed 3 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,583,066
App. No.
09/978,447
Filed
2001-10-15
Granted
2003-06-24
Pub. No.
US20020016081A1
Art Unit
1765
PTA
0 days