IP Library Granted Patent US 7,380,122
Granted Patent B2
US 7,380,122 · App. 10/022,900 · Granted May 27, 2008

Fixed pin array identification apparatus and method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,380,122
App. No.
10/022,900
Granted
May 27, 2008
Kind
B2
Abstract

What is disclosed herein is an identification apparatus comprising an array of conductive pins fixed onto a base component placed onto a primary device and in communication therewith. A set of shaped identifiers having a plurality of holes through which respective pins on the array of fixed pins pass. Each identifier being uniquely configured with at least one distinct location containing a conductive sleeve fitted therein which allows the passage therethrough of that particular pin for further use by subsequently placed identifiers. Each pin is in individual communication with the primary device such that the primary device can thereafter identify the placed identifiers so as to subsequently perform certain functions or other desired operations based on the type, configuration, and/or number of identifiers placed thereon.

Claims (11)

1. A method of determining specific identifiers fixed onto a pin array of a base component affixed to a primary device wherein each of said identifiers has a plurality of holes therethrough with said base component's pins passing through each of their respective holes aligned therewith such that said identifier can be pressed onto said pin array, a pin detector associated with at least one hole in said identifier for the detection of said aligned pin passing therethrough with each configuration of holes having pin detectors associated therewith being unique to each identifier along any single pin's vertical axis and said identifier being in communication with said primary device, and comprising the steps of:

a) defining for each of said pins in said pin array a format such that each pin has a unique location within said array of pins;

b) polling each pin in the array to determine which of said pin locations are detected by said pin detectors;

c) assembling said detected locations in a set containing individual pin locations in the defined format;

d) obtaining a first location from the set of detected locations and retrieving from a database a list of known identifiers having one location matching said first detected location;

e) comparing the remaining locations of each of said retrieved identifiers with those non-flagged locations in the set of detected location in order to find a single identifier whose stored locations comprise a proper subset of the set of detected locations and retaining information about said retrieved matching identifier;

f) flagging those location in said set of detected locations matching said proper subset of stored locations associated with said retrieved matching identifier as having been accounted for;

g) repeating steps d through f until all locations in the set of detected locations have been flagged as having been accounted for or alternatively no more identifier locations in said database of stored identifier locations comprise a proper subset of those non-flagged locations remaining in the set of detected locations; and

h) in the event wherein no more identifier locations in said database of stored identifier locations comprise a proper subset of those non-flagged locations remaining in the set of detected locations, initiating a predefined procedure which serves to indicate that an error condition has occurred.

2. A method as defined in claim 1 wherein said step of flagging comprises the step of deleting matching locations from the set of detected locations.

3. A method as defined in claim 1 wherein said predefined format comprises (x,y) locations corresponding to the location of each pin in the array of pins.

Assignments (2)
RELEASE OF SECURITY INTEREST Recorded Sep 7, 2022
From: JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO BANK ONE, N.A.
To: XEROX CORPORATION
Reel/Frame 061388/0388 →
RELEASE OF SECURITY INTEREST Recorded Sep 7, 2022
From: JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO JPMORGAN CHASE BANK
To: XEROX CORPORATION
Reel/Frame 066728/0193 →