IP Library Granted Patent US 7,225,213
Granted Patent B2
US 7,225,213 · App. 10/070,203 · Granted May 29, 2007

Interpolation filter and method for digitally interpolating a digital signal

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,225,213
App. No.
10/070,203
Granted
May 29, 2007
Kind
B2
Abstract

The invention relates to an interpolation filter and to a method for filtering a digital input signal. The interpolation filter has an amplitude characteristic with a low-pass-shaped damping curve in the useful signal frequency range of the digital input signal. The group delay time of the interpolation filter is essentially constant in the useful signal frequency range and can be adjusted within a clock period of the equidistant digital signal.

Claims (35)

1. An interpolation filter for sampling frequency conversion of a digital input signal, the interpolation filter comprising:

(a) a filter coefficient generator for generating various sets of filter coefficients as a function of a base function (BF), wherein the base function (BF) is generated on the basis of a time-limited power sine function h 1 (t),

wherein each of the various sets of filter coefficients has in a useful signal frequency band Δf nutz of the digital input signal as an essentially equal amplitude response and different group delays τ,

wherein the filter coefficient generator selects that filter coefficient set whose group delay τ has a minimal deviation from a set desired group delay;

(b) a multiplier for multiplying the digital input signal by the filter coefficients of the selected filter coefficient set; and

(c) an accumulator for accumulating the digital input signal weighted by the multiplication with the filter coefficients of the selected filter coefficient set.

2. The interpolation filter according to claim 1 , wherein the base function (BF) is generated by a logic operation from the time-limited power sine function h 1 (t) and a first order sample and hold function h 2 (f).

3. The interpolation filter as claimed in claim 1 , wherein connected downstream of the interpolation filter is a highpass filter for compensating the lowpass-type amplitude response.

4. The interpolation filter as claimed in claim 3 , wherein the interpolation filter and the downstream highpass filter together exhibit a sine filter characteristic.

5. The interpolation filter as claimed in claim 1 , wherein the group delay τ of the interpolation filter runs is essentially constant in the useful signal frequency band Δf nutz .

6. The interpolation filter as claimed in claim 1 , wherein the digital input signal is an equidistant digital signal with a predetermined clock pulse period T in .

7. The interpolation filter as claimed in claim 1 , wherein the group delay τ of the interpolation filter can be set inside a clock pulse period T in of the digital input signal.

8. The interpolation filter as claimed in claim 1 , wherein the ratio of the clock pulse periods of the digital input signal T in and the digital output signal T aus filtered by the interpolation filter can be set.

9. The interpolation filter as claimed in claim 1 , wherein a further interpolation filter can be connected upstream of the interpolation filter for the purpose of constricting the useful signal frequency band Δf nutz .

10. The interpolation filter as claimed in claim 9 , wherein the interpolation filter that can be connected upstream is a polyhase filter.

11. The interpolation filter as claimed in claim 1 , wherein by a storage device is provided for storing the base function (BF).

12. The interpolation filter as claimed in claim 1 , wherein a controllable switching device is provided for reading out the weighted digital input signal as a digital output signal.

13. The interpolation filter as claimed in claim 1 , wherein the accumulator comprises an adder and a register whose output is fed back to an input of the adder.

14. A method for digital interpolation of a digital input signal, the method comprising:

(a) receiving a digital input signal with a predetermined clock frequency f in ;

(b) providing a base function (BF) on the basis of a time-limited power sine function h 1 (t);

(c) calculating various sets of filter coefficients as a function on the base function (BF),

wherein each of the various sets of filter coefficients comprises, in a useful signal frequency Δf nutz of the digital input signal, an essentially equal amplitude response and different group delays τ;

(d) selecting a filter coefficient set whose group delay τ has a minimal deviation from a set desired group delay τ SOLL ;

(e) multiplying the digital input signal by the filter coefficients of the selected filter coefficient set; and

(f) accumulating of the digital input signal weighted by the multiplication with the filter coefficients of the selected filter coefficient set.

15. The method according to claim 14 , comprising generating the base function (BF) by a logic operation from the time-limited power sine function h 1 (t) and a first order sample function h 2 (t).

16. The method as claimed in one of claims 14 and 15 , comprising storing the base function (BF) in a memory.

17. The method as claimed in claim 14 , in which the time-limited power sine function h 1 (t) function is as follows:

h 1 ( t )=sin [ t·π/n] m ·σ( t )−sin [ t·π/n] m ·σ( t−n )

m, n>=1 m, n εR,

σ(t−n) being the unit-step function at the instant n.

18. The method as claimed in claim 15 , in which the first order sample function h 2 (t) function is as follows:

h 2 ( t )=σ( t )−σ( t−n ),

σ(t−n) being the unit-step function at the instant n.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2012
From: INFINEON TECHNOLOGIES DELTA GMBH
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027531/0108 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE NEEDS TO BE CORRECT TO 09/30/2009 PREVIOUSLY RECORDED ON REEL 026685 FRAME 0688. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 15, 2011
From: INFINEON TECHNOLOGIES AG
To: INFINEON TECHNOLOGIES DELTA GMBH
Reel/Frame 027245/0484 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2011
From: INFINEON TECHNOLOGIES AG
To: INFINEON TECHNOLOGIES DELTA GMBH
Reel/Frame 026685/0688 →